Characterization of Advanced Gate Architecture Stress on 22nm Gate-Last CMOS Device

被引：0
|
作者：
Fu, Zuozhen [1 ]
Ma, Xiaolong [1 ]
Yin, Huaxiang [1 ]
机构：
[1] Chinese Acad Sci, Key Lab Microelect Devices & Integrated Technol, Inst Microelect, Beijing 100029, Peoples R China
来源：
CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012) | 2012年 / 44卷 / 01期
关键词：
D O I：
10.1149/1.3694398
中图分类号：
O646 [电化学、电解、磁化学];
学科分类号：
081704 ;
摘要：
In this paper, the characteristics of gate strain enginnering on 22nm High-k/Metal-Gate-last (HK/MG-last) CMOS device are studied through a process and device simulation by Sentarus TCAD tools. Advanced gate architecture with different tensile stress values (0 similar to 6GPa) was implemented into the simulation. Besides the traditional stressors like e-GeSi, capping layer and spacer, the stress from advanced gate architecture introduce a new stress effect on carriers tranporting in HK/MG-last device. The parameters optimization for metal gate architecture and material are carried out to maximize channel center strain effect along XX direction, which bring more enhancements on device's electrical performance. The results indicated that, compared to nitride stress liner, as the scaling of the gate length from 45nm to 22nm node, the channel stress caused by gate stressor is more obvious.
引用
收藏
页码：779 / 784
页数：6
相关论文
共 50 条
  • [31] Atomic vapor deposition of titanium nitride as metal electrodes for gate-last CMOS and MIM devices
    Lukosius, Mindaugas
    Wenger, Christian
    Pasko, Sergej
    Muessig, Hans-Joachim
    Seitzinger, Bernhard
    Lohe, Christoph
    CHEMICAL VAPOR DEPOSITION, 2008, 14 (5-6) : 123 - 128
  • [32] Characterization of PVT Variation & Aging Induced Hold Time Margins of Flip-Flop Arrays at NTV in 22nm Tri-Gate CMOS
    Augustine, Charles
    Tokunaga, Carlos
    Malavasi, Andres
    Raychowdhury, Arijit
    Khellah, Muhammad
    Tschanz, James
    De, Vivek
    2016 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2016,
  • [33] LOW FREQUENCY NOISE CHARACTERIZATION OF 22NM PMOS FEATURING WITH FILLING W GATE USING DIFFERENT PRECURSORS
    He, Liang
    Simoen, Eddy
    Claeys, Cor
    Wang, Guilei
    Luo, Jun
    Zhao, Chao
    Li, Junfeng
    Chen, Hua
    Hu, Yin
    Qin, Xiaoting
    2017 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC 2017), 2017,
  • [34] Intrinsic Transistor Reliability Improvements from 22nm Tri-Gate Technology
    Ramey, S.
    Ashutosh, A.
    Auth, C.
    Clifford, J.
    Hattendorf, M.
    Hicks, J.
    James, R.
    Rahman, A.
    Sharma, V.
    St Amour, A.
    Wiegand, C.
    2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
  • [35] A Single-Stage Inverter Based OTA Using Back-Gate Gain Boosting in 22nm FDSOI CMOS
    Runge, Marcel
    Kellermann, Jendrik
    Scholz, Philipp
    Wittenhagen, Enne
    Gerfers, Friedel
    2024 50TH IEEE EUROPEAN SOLID-STATE ELECTRONICS RESEARCH CONFERENCE, ESSERC 2024, 2024, : 53 - 56
  • [36] Effects of postdeposition annealing on a high-k-last/gate-last integration scheme for 20 nm nMOS and pMOS
    Chen, Ying-Tsung
    Fu, Ssu-I
    Lin, Chien-Ting
    Chiang, Wen-Tai
    Chang, Shoou-Jinn
    Lin, Mon-Sen
    Jenq, Jyh-Shyang
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2013, 31 (02):
  • [37] Novel electrical characterization for advanced CMOS gate dielectrics
    T. P. Ma
    Science in China Series F: Information Sciences, 2008, 51 : 774 - 779
  • [38] Novel electrical characterization for advanced CMOS gate dielectrics
    T. P. MA
    ScienceinChina(SeriesF:InformationSciences), 2008, (06) : 774 - 779
  • [39] Holographic voltage profiling on 75 nm gate architecture CMOS devices
    Thesen, AE
    Frost, BG
    Joy, DC
    ULTRAMICROSCOPY, 2003, 94 (3-4) : 277 - 281
  • [40] Novel electrical characterization for advanced CMOS gate dielectrics
    Ma, T. P.
    SCIENCE IN CHINA SERIES F-INFORMATION SCIENCES, 2008, 51 (06): : 774 - 779
12345