Characterization of Advanced Gate Architecture Stress on 22nm Gate-Last CMOS Device

被引：0
|
作者：
Fu, Zuozhen [1 ]
Ma, Xiaolong [1 ]
Yin, Huaxiang [1 ]
机构：
[1] Chinese Acad Sci, Key Lab Microelect Devices & Integrated Technol, Inst Microelect, Beijing 100029, Peoples R China
来源：
CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012) | 2012年 / 44卷 / 01期
关键词：
D O I：
10.1149/1.3694398
中图分类号：
O646 [电化学、电解、磁化学];
学科分类号：
081704 ;
摘要：
In this paper, the characteristics of gate strain enginnering on 22nm High-k/Metal-Gate-last (HK/MG-last) CMOS device are studied through a process and device simulation by Sentarus TCAD tools. Advanced gate architecture with different tensile stress values (0 similar to 6GPa) was implemented into the simulation. Besides the traditional stressors like e-GeSi, capping layer and spacer, the stress from advanced gate architecture introduce a new stress effect on carriers tranporting in HK/MG-last device. The parameters optimization for metal gate architecture and material are carried out to maximize channel center strain effect along XX direction, which bring more enhancements on device's electrical performance. The results indicated that, compared to nitride stress liner, as the scaling of the gate length from 45nm to 22nm node, the channel stress caused by gate stressor is more obvious.
引用
收藏
页码：779 / 784
页数：6
相关论文
共 50 条
  • [21] W-Band Noise Characterization with Back-Gate Effects for Advanced 22nm FDSOI mm-Wave MOSFETs
    Le, Q. H.
    Huynh, D. K.
    Wang, D.
    Zhao, Z.
    Lehmann, S.
    Kaempfe, T.
    Rudolph, M.
    2020 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2020, : 131 - 134
  • [22] Dual-Channel Technology with Cap-free Single Metal Gate for High Performance CMOS in Gate-First and Gate-Last Integration
    Witters, L.
    Mitard, J.
    Veloso, A.
    Hikavyy, A.
    Franco, J.
    Kauerauf, T.
    Cho, M.
    Schram, T.
    Sebai, F.
    Yamaguchi, S.
    Takeoka, S.
    Fukuda, M.
    Wang, W. -E.
    Duriez, B.
    Eneman, G.
    Loo, R.
    Kellens, K.
    Tielens, H.
    Favia, P.
    Rohr, E.
    Hellings, G.
    Bender, H.
    Roussel, P.
    Crabbe, Y.
    Brus, S.
    Mannaert, G.
    Kubicek, S.
    Devriendt, K.
    De Meyer, K.
    Ragnarsson, L. -A.
    Steegen, A.
    Horiguchi, N.
    2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
  • [23] Electrical Characterization and Modeling of Gate-Last Vertical InAs Nanowire MOSFETs on Si
    Berg, Martin
    Kilpi, Olli-Pekka
    Persson, Karl-Magnus
    Svensson, Johannes
    Hellenbrand, Markus
    Lind, Erik
    Wernersson, Lars-Erik
    IEEE ELECTRON DEVICE LETTERS, 2016, 37 (08) : 966 - 969
  • [24] Characterization of HfSiAlON/MoAlN PMOSFETs Fabricated by Using a Novel Gate-Last Process
    许高博
    徐秋霞
    殷华湘
    周华杰
    杨涛
    牛洁斌
    贺晓彬
    孟令款
    余嘉晗
    李俊峰
    闫江
    赵超
    陈大鹏
    Chinese Physics Letters, 2013, 30 (08) : 160 - 163
  • [25] Fabrication and Characterization of Gate-Last Self-Aligned AlN/GaN MISHEMTs With In Situ SiNx Gate Dielectric
    Lu, Xing
    Ma, Jun
    Jiang, Huaxing
    Liu, Chao
    Xu, Peiqiang
    Lau, Kei May
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (06) : 1862 - 1869
  • [26] A 1Gb 2GHz Embedded DRAM in 22nm Tri-Gate CMOS Technology
    Hamzaoglu, Fatih
    Arslan, Umut
    Bisnik, Nabhendra
    Ghosh, Swaroop
    Lal, Manoj B.
    Lindert, Nick
    Meterelliyoz, Mesut
    Osborne, Randy B.
    Park, Joodong
    Tomishima, Shigeki
    Wang, Yih
    Zhang, Kevin
    2014 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2014, 57 : 230 - +
  • [27] ETSOI CMOS for system-on-chip applications featuring 22nm gate length, sub-100nm gate pitch, and 0.08μm2 SRAM cell
    IBM, Albany Nanotech, Albany, NY 12203, United States
    不详
    不详
    不详
    不详
    不详
    不详
    IEEE Symp VLSI Circuits Dig Tech Pap, 2011, (128-129):
  • [28] Characterization of HfSiAlON/MoAlN PMOSFETs Fabricated by Using a Novel Gate-Last Process
    Xu Gao-Bo
    Xu Qiu-Xia
    Yin Hua-Xiang
    Zhou Hua-Jie
    Yang Tao
    Niu Jie-Bin
    He Xiao-Bin
    Meng Ling-Kuan
    Yu Jia-Han
    Li Jun-Feng
    Yan Jiang
    Zhao Chao
    Chen Da-Peng
    CHINESE PHYSICS LETTERS, 2013, 30 (08)
  • [29] ADVANCED CMOS GATE ARRAY ARCHITECTURE COMBINING GATE ISOLATION AND PROGRAMMABLE ROUTING CHANNELS
    VANNOIJE, WAM
    DECLERCK, GJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (02) : 469 - 480
  • [30] Industrial characterization of scatterometry for advanced APC of 65 nm CMOS logic gate patterning
    Dabertrand, Karen
    Touchet, Mathieu
    Kremer, Stephanie
    Chaton, Catherine
    Gatefait, Maxime
    Aparicio, Enrique
    Polli, Marco
    Royer, Jean-Claude
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXII, PTS 1 AND 2, 2008, 6922 (1-2):
12345