Characterization of Advanced Gate Architecture Stress on 22nm Gate-Last CMOS Device

被引：0
|
作者：
Fu, Zuozhen [1 ]
Ma, Xiaolong [1 ]
Yin, Huaxiang [1 ]
机构：
[1] Chinese Acad Sci, Key Lab Microelect Devices & Integrated Technol, Inst Microelect, Beijing 100029, Peoples R China
来源：
CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012) | 2012年 / 44卷 / 01期
关键词：
D O I：
10.1149/1.3694398
中图分类号：
O646 [电化学、电解、磁化学];
学科分类号：
081704 ;
摘要：
In this paper, the characteristics of gate strain enginnering on 22nm High-k/Metal-Gate-last (HK/MG-last) CMOS device are studied through a process and device simulation by Sentarus TCAD tools. Advanced gate architecture with different tensile stress values (0 similar to 6GPa) was implemented into the simulation. Besides the traditional stressors like e-GeSi, capping layer and spacer, the stress from advanced gate architecture introduce a new stress effect on carriers tranporting in HK/MG-last device. The parameters optimization for metal gate architecture and material are carried out to maximize channel center strain effect along XX direction, which bring more enhancements on device's electrical performance. The results indicated that, compared to nitride stress liner, as the scaling of the gate length from 45nm to 22nm node, the channel stress caused by gate stressor is more obvious.
引用
收藏
页码：779 / 784
页数：6
相关论文
共 50 条
  • [11] BTI Recovery in 22nm Tri-gate Technology
    Ramey, S.
    Hicks, J.
    Liyanage, L. S.
    Novak, S.
    2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,
  • [12] Gate-last MISFET structures and process for characterization of high-k and metal gate MISFETs
    Matsuki, T
    Torii, K
    Maeda, T
    Akasaka, Y
    Hayashi, K
    Kasai, N
    Arikado, T
    IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (05): : 804 - 810
  • [13] Gate-last MISFET structures and process for high-k and metal gate MISFETs characterization
    Matsuki, T
    Torii, K
    Maeda, T
    Syoji, H
    Kiyono, K
    Akasaka, Y
    Hayashi, K
    Kasai, N
    Arikado, T
    ICMTS 2004: PROCEEDINGS OF THE 2004 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, 2004, : 105 - 110
  • [14] Aging-Aware Adaptive Voltage Scaling in 22nm High-K/Metal-Gate Tri-Gate CMOS
    Cho, Minki
    Tokunaga, Carlos
    Khellah, Muhammad M.
    Tschanz, James W.
    De, Vivek
    2015 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2015,
  • [15] High performance gate length 22 nm CMOS device with strained channel and EOT 1.2 nm
    Xu, Qiuxia
    Qian, He
    Duan, Xiaofeng
    Liu, Haihua
    Wang, Dahai
    Han, Zhengsheng
    Liu, Ming
    Chen, Baoqin
    Li, Haiou
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2006, 27 (SUPPL.): : 283 - 290
  • [16] Ultra Low-EOT (5 Å) Gate-First and Gate-Last High Performance CMOS Achieved by Gate-Electrode Optimization
    Ragnarsson, L. -A.
    Li, Z.
    Tseng, J.
    Schram, T.
    Rohr, E.
    Cho, M. J.
    Kauerauf, T.
    Conard, T.
    Okuno, Y.
    Parvais, B.
    Absil, P.
    Biesemans, S.
    Hoffmann, T. Y.
    2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 615 - +
  • [17] Device and Reliability Improvement of HfSiON plus LaOx/Metal Gate Stacks for 22nm Node Application
    Huang, J.
    Kirsch, P. D.
    Heh, D.
    Kang, C. Y.
    Bersuker, G.
    Hussain, M.
    Majhi, P.
    Sivasubramani, P.
    Gilmer, D. C.
    Goel, N.
    Quevedo-Lopez, M. A.
    Young, C.
    Park, C. S.
    Park, C.
    Hung, P. Y.
    Price, J.
    Harris, H. R.
    Lee, B. H.
    Tseng, H. -H.
    Jammy, R.
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 45 - +
  • [18] Front-plane and Back-plane Bias Temperature Instability of 22 nm Gate-last FDSOI MOSFETs
    Wang, Yang
    Wang, Chen
    Chen, Tao
    Liu, Hao
    Kuo, Chinte
    Zhou, Ke
    Yin, Binfeng
    Chen, Lin
    Sun, Qing-Qing
    2020 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2020,
  • [19] A Novel Atomic Layer Oxidation Technique for EOT Scaling in Gate-Last High-κ/Metal Gate CMOS Technology
    Dai, Min
    Liu, Jinping
    Guo, Dechao
    Krishnan, Siddarth
    Shepard, Joseph F.
    Ronsheim, Paul
    Kwon, Unoh
    Siddiqui, Shahab
    Krishnan, Rishikesh
    Li, Zhengwen
    Zhao, Kai
    Sudijono, John
    Chudzik, Michael P.
    2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
  • [20] On the efficiency of stress techniques in gate-last n-type bulk FinFETs
    Eneman, Geert
    Collaert, Nadine
    Veloso, Anabela
    De Keersgieter, An
    De Meyer, Kristin
    Hoffmann, Thomas Y.
    Horiguchi, Naoto
    Thean, Aaron
    SOLID-STATE ELECTRONICS, 2012, 74 : 19 - 24
12345