Holographic voltage profiling on 75 nm gate architecture CMOS devices

被引：5
|
作者：
Thesen, AE
Frost, BG
Joy, DC
机构：
[1] Univ Tennessee, Dept Phys, Knoxville, TN 37996 USA
[2] Univ Tennessee, EM Facil, Knoxville, TN 37996 USA
来源：
ULTRAMICROSCOPY | 2003年 / 94卷 / 3-4期
关键词：
electron holography; dopant profiling; CMOS devices;
D O I：
10.1016/S0304-3991(02)00337-6
中图分类号：
TH742 [显微镜];
学科分类号：
摘要：
Voltage profiles of the source-drain region of a CMOS transistor with 75 mu gate architecture taken from an off-the-shelf Intel Pill processor are presented. The sample preparation using a dual beam system is discussed as well as details of the electron optical setup of the microscope. Special attention is given to the analysis of the reconstructed holograms. (C) 2002 Elsevier Science B.V. All rights reserved.
引用
收藏
页码：277 / 281
页数：5
相关论文
共 50 条
  • [1] 75nm damascene metal gate and High-k integration for advanced CMOS devices
    Guillaumot, B
    Garros, X
    Lime, F
    Oshima, K
    Tavel, B
    Chroboczek, JA
    Masson, P
    Truche, R
    Papon, AM
    Martin, F
    Damlencourt, JF
    Maitrejean, S
    Rivoire, M
    Leroux, C
    Cristoloveanu, S
    Ghibaudo, G
    Autran, JL
    Skotnicki, T
    Deleonibus, S
    INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 355 - 358
  • [2] Characterization of Advanced Gate Architecture Stress on 22nm Gate-Last CMOS Device
    Fu, Zuozhen
    Ma, Xiaolong
    Yin, Huaxiang
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 779 - 784
  • [3] 5-75 GHz common-gate subharmonic mixer in 65 nm CMOS
    Zhang, F.
    Yang, B.
    Skafidas, E.
    Shieh, W.
    ELECTRONICS LETTERS, 2010, 46 (17) : 1203 - U56
  • [4] Gate-oxide reliability on CMOS analog amplifiers in a 130-nm low-voltage CMOS processes
    Chen, Jung-Sheng
    Ker, Ming-Dou
    IPFA 2006: PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2006, : 45 - +
  • [5] Gate Engineering to Improve Effective Resistance of 28-nm High-k Metal Gate CMOS Devices
    Jeong, JinHyuk
    Lee, Ho
    Kang, DongHae
    Kim, SoYoung
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (01) : 259 - 264
  • [6] Novel polycrystalline gate engineering for high performance sub-100 nm CMOS devices
    Uejima, K
    Yamamoto, T
    Mogami, T
    2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 128 - 129
  • [7] Leakage power analysis of 25-nm double-gate CMOS devices and circuits
    Kim, K
    Das, KK
    Joshi, RV
    Chuang, CT
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (05) : 980 - 986
  • [8] Gate-stack analysis for 45-nm CMOS devices from an RF perspective
    Nuttinck, S
    Curatola, G
    Widdershoven, F
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (04) : 925 - 929
  • [9] CMOS scaling to 25 nm gate lengths
    Kubicek, S
    De Meyer, K
    ASDAM '02, CONFERENCE PROCEEDINGS, 2002, : 259 - 270
  • [10] SILICON-GATE CMOS DEVICES WITH 300 A GATE OXIDES
    LINDENBERGER, WS
    TRETOLA, AR
    POWELL, WD
    SINHA, AK
    SOLID-STATE ELECTRONICS, 1980, 23 (11) : 1179 - 1180
12345