Holographic voltage profiling on 75 nm gate architecture CMOS devices

被引：5
|
作者：
Thesen, AE
Frost, BG
Joy, DC
机构：
[1] Univ Tennessee, Dept Phys, Knoxville, TN 37996 USA
[2] Univ Tennessee, EM Facil, Knoxville, TN 37996 USA
来源：
ULTRAMICROSCOPY | 2003年 / 94卷 / 3-4期
关键词：
electron holography; dopant profiling; CMOS devices;
D O I：
10.1016/S0304-3991(02)00337-6
中图分类号：
TH742 [显微镜];
学科分类号：
摘要：
Voltage profiles of the source-drain region of a CMOS transistor with 75 mu gate architecture taken from an off-the-shelf Intel Pill processor are presented. The sample preparation using a dual beam system is discussed as well as details of the electron optical setup of the microscope. Special attention is given to the analysis of the reconstructed holograms. (C) 2002 Elsevier Science B.V. All rights reserved.
引用
收藏
页码：277 / 281
页数：5
相关论文
共 50 条
  • [31] IMPROVEMENT IN GATE BREAKDOWN VOLTAGE FOR SOS DEVICES
    SHUTO, K
    KATO, K
    HASEGAWA, M
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1981, 28 (03) : 242 - 245
  • [32] Damascene metal gate for 70nm CMOS process
    Guillaumot, B
    Ducroquet, F
    Ernst, T
    Guegan, G
    Galon, C
    Renard, C
    Prévitali, B
    Rivoire, M
    Nier, ME
    Tedesco, S
    Fargeot, T
    Achard, H
    Deleopibus, S
    SEMICONDUCTOR SILICON 2002, VOLS 1 AND 2, 2002, 2002 (02): : 793 - 802
  • [33] Overwhelming the 0.5 nm EOT Level for CMOS Gate Dielectric
    Kakushima, K.
    Ahmet, P.
    Iwai, H.
    ULSI PROCESS INTEGRATION 6, 2009, 25 (07): : 171 - 175
  • [34] Scaling towards 35nm gate length CMOS
    Yu, B
    Wang, HH
    Xiang, Q
    An, JX
    Jeon, J
    Lin, MR
    2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, : 9 - 10
  • [35] Process Control for 45 nm CMOS logic gate patterning
    Le Gratiet, Bertrand
    Gouraud, Pascal
    Aparicio, Enrique
    Babaud, Laurene
    Dabertrand, Karen
    Touchet, Mathieu
    Kremer, Stephanie
    Chaton, Catherine
    Foussadier, Franck
    Sundermann, Frank
    Massin, Jean
    Chapon, Jean-Damien
    Gatefait, Maxime
    Minghetti, Blandine
    de-Caunes, Jean
    Boutin, Daniel
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXII, PTS 1 AND 2, 2008, 6922 (1-2):
  • [36] An Analytical MOSFET Model Including Gate Voltage Dependence of Channel Length Modulation Parameter for 20nm CMOS
    Hiroki, Akira
    Yamate, Akihiro
    Yamada, Masayoshi
    PROCEEDINGS OF ICECE 2008, VOLS 1 AND 2, 2008, : 139 - 143
  • [37] Extraction of Secrets from 40nm CMOS Gate Dielectric Breakdown Antifuses by FIB Passive Voltage Contrast
    Zonenberg, Andrew D.
    Moor, Antony
    Slone, Daniel
    Agan, Lain
    Cop, Mario
    arXiv,
  • [38] Integration of sub-melt laser annealing on metal gate CMOS devices for sub 50 nm node DRAM
    Buh, Gyoung Ho
    Yon, Guk-Hyon
    Park, Tai-Su
    Lee, Jin-Wook
    Kini, Jihyun
    Wang, Yun
    Feng, Lucia
    Wang, Xiaoru
    Shin, Yu Gyun
    Choi, Siyoung
    Chung, U-In
    Moon, Joo-Tae
    Ryu, Byung-Il
    2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 614 - +
  • [39] Progress toward 10nm CMOS devices
    Timp, G
    Bourdelle, KK
    Bower, JE
    Baumann, FH
    Boone, T
    Cirelli, R
    Evans-Lutterodt, K
    Garno, J
    Ghetti, A
    Gossmann, H
    Green, M
    Jacobson, D
    Kim, Y
    Kleiman, R
    Klemens, F
    Kornblit, A
    Lochstampfor, C
    Mansfield, W
    Moccio, S
    Muller, DA
    Ocola, LE
    O'Malley, ML
    Rosamilia, J
    Sapjeta, J
    Silverman, P
    Sorsch, T
    Tennant, DM
    Timp, W
    Weir, BE
    INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 615 - 618
  • [40] 65 nm CMOS devices for Low Power Applications
    Bailey, Kiran
    Gurumurthy, K. S.
    RECENT ADVANCES IN NETWORKING, VLSI AND SIGNAL PROCESSING, 2010, : 35 - +
12345