Process Control for 45 nm CMOS logic gate patterning

被引：0

作者：

Le Gratiet, Bertrand ^{[1
]}

Gouraud, Pascal ^{[1
]}

Aparicio, Enrique ^{[1
]}

Babaud, Laurene ^{[1
]}

Dabertrand, Karen ^{[1
]}

Touchet, Mathieu ^{[1
]}

Kremer, Stephanie ^{[3
]}

Chaton, Catherine ^{[2
]}

Foussadier, Franck ^{[1
]}

Sundermann, Frank ^{[1
]}

Massin, Jean ^{[1
]}

Chapon, Jean-Damien ^{[1
]}

Gatefait, Maxime ^{[1
]}

Minghetti, Blandine ^{[1
]}

de-Caunes, Jean ^{[1
]}

Boutin, Daniel ^{[1
]}

机构：

[1] STMicroelectronics, 850 Rue Jean Monnet, F-38926 Crolles, France

[2] CEA Leti, F-38054 Grenoble 9, France

[3] KLA Tencor, F-38920 Meylan, France

来源：

METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXII, PTS 1 AND 2 | 2008年 / 6922卷 / 1-2期

关键词：

45nm logic gate; immersion lithography; scatterometry; CD uniformity;

D O I：

10.1117/12.776889

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper present an evaluation of our CMOS 45nm gate patterning process performance based on immersion lithography in a production environment. A CD budget breakdown is shown detailing lot to lot, wafer to wafer, intrawafer, intrafield and proximity CD uniformity characterization. Emphasis is given on scatterometry library development and deployment. We also look more into detail to focus effect on CD control. Finally status of overlay performance with immersion lithography is also presented.

引用

页数：11

共 50 条

[1] Improved CD control for 45/40nm CMOS logic patterning. Anticipation for 32/28nm
Le Gratiet, Bertrand
Sundermann, Franck
Massin, Jean
Decaux, Marianne
Thivolle, Nicolas
Baron, Fabrice
Ostrovsky, Alain
Monget, Cedric
Chapon, Jean Damien
Blancquaert, Yoann
Dabertrand, Karen
Thevenon, Lionel
Bry, Benedicte
Cluet, Nicolas
Borot, Bertrand
Bingert, Raphael
Devoivre, Thierry
Gouraud, Pascal
Babaud, Laurene
Buttgereit, Ute
Birkner, Robert
Joyner, Mark
Graitzer, Erez
Cohen, Avi
METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXIV, 2010, 7638
[2] Industrial characterization of scatterometry for advanced APC of 65 nm CMOS logic gate patterning
Dabertrand, Karen
Touchet, Mathieu
Kremer, Stephanie
Chaton, Catherine
Gatefait, Maxime
Aparicio, Enrique
Polli, Marco
Royer, Jean-Claude
METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXII, PTS 1 AND 2, 2008, 6922 (1-2):
[3] PMOS NBTI analysis of a 45nm CMOS-SOI Process with Nitrided Gate Dielectric
Geoghegan, K. B.
Siddiqui, J. J.
Weatherford, T. R.
2012 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 2012, : 199 - 202
[4] Environmental challenges for 45-nm and 32-nm node CMOS logic
Boyd, Sarah
Dornfeld, David
Krishnan, Nikhil
Moalem, Mehran
PROCEEDINGS OF THE 2007 IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONICS & THE ENVIRONMENT, CONFERENCE RECORD, 2007, : 102 - +
[5] Process development for 30 nm poly gate patterning on 1.2 nm oxide.
Heitzmann, M
Nier, ME
MICROELECTRONIC ENGINEERING, 2000, 53 (1-4) : 159 - 162
[6] A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained silicon CMOS transistors
Ghani, T
Armstrong, M
Auth, C
Bost, M
Charvat, P
Glass, G
Hoffmann, T
Johnson, K
Kenyon, C
Klaus, J
McIntyre, B
Mistry, K
Murthy, A
Sandford, J
Silberstein, M
Sivakumar, S
Smith, P
Zawadzki, K
Thompson, S
Bohr, M
2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 978 - 980
[7] Effect of MT and VT CMOS, On Transmission gate Logic for Low Power 4:1 MUX in 45nm Technology
Mishra, Meenakshi
Akashe, Shyam
Babu, Shyam
PROCEEDINGS OF SEVENTH INTERNATIONAL CONFERENCE ON BIO-INSPIRED COMPUTING: THEORIES AND APPLICATIONS (BIC-TA 2012), VOL 2, 2013, 202 : 139 - 150
[8] Damascene metal gate for 70nm CMOS process
Guillaumot, B
Ducroquet, F
Ernst, T
Guegan, G
Galon, C
Renard, C
Prévitali, B
Rivoire, M
Nier, ME
Tedesco, S
Fargeot, T
Achard, H
Deleopibus, S
SEMICONDUCTOR SILICON 2002, VOLS 1 AND 2, 2002, 2002 (02): : 793 - 802
[9] Voltage Scaling for SRAM in 45nm CMOS Process
Hu, Jianping
Zhu, Jiaguo
QUANTUM, NANO, MICRO AND INFORMATION TECHNOLOGIES, 2011, 39 : 253 - 259
[10] USJ Process Challenges for sub-45 nm CMOS
Kalra, Pankaj
Majhi, Prashant
Tseng, Hsing-Huang
Larson, Larry
Jammy, Raj
Liu, Tsu-Jae King
ION IMPLANTATION TECHNOLOGY 2008, 2008, 1066 : 55 - +

← 1 2 3 4 5 →