Holographic voltage profiling on 75 nm gate architecture CMOS devices

被引：5
|
作者：
Thesen, AE
Frost, BG
Joy, DC
机构：
[1] Univ Tennessee, Dept Phys, Knoxville, TN 37996 USA
[2] Univ Tennessee, EM Facil, Knoxville, TN 37996 USA
来源：
ULTRAMICROSCOPY | 2003年 / 94卷 / 3-4期
关键词：
electron holography; dopant profiling; CMOS devices;
D O I：
10.1016/S0304-3991(02)00337-6
中图分类号：
TH742 [显微镜];
学科分类号：
摘要：
Voltage profiles of the source-drain region of a CMOS transistor with 75 mu gate architecture taken from an off-the-shelf Intel Pill processor are presented. The sample preparation using a dual beam system is discussed as well as details of the electron optical setup of the microscope. Special attention is given to the analysis of the reconstructed holograms. (C) 2002 Elsevier Science B.V. All rights reserved.
引用
收藏
页码：277 / 281
页数：5
相关论文
共 50 条
  • [41] A Multiband 150 nm CMOS Energy Harvester Architecture
    Ulisse, I
    Pantoli, L.
    Ferri, G.
    2019 PHOTONICS & ELECTROMAGNETICS RESEARCH SYMPOSIUM - SPRING (PIERS-SPRING), 2019, : 1165 - 1170
  • [42] Challenges for sub-10 nm CMOS devices
    Mogami, Tohru
    Wakabayashi, Hitoshi
    2006 INTERNATIONAL WORKSHOP ON NANO CMOS, PROCEEDINGS, 2006, : 125 - 127
  • [43] High Frequency Low Voltage 32nm node CMOS Rectifier for Energy Harvesting in Implantable Devices
    Khan, Mohd Tauheed
    Khan, Munna
    Hasan, Mohd
    2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,
  • [44] Threshold Voltage Tuning Of 22 nm FD-SOI Devices Fabricated With Metal Gate Last Process
    Xu, Cuiqin
    Wang, Xuejiao
    Liu, Wei
    17TH IEEE INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT 2019), 2019,
  • [45] Aging-Aware Adaptive Voltage Scaling in 22nm High-K/Metal-Gate Tri-Gate CMOS
    Cho, Minki
    Tokunaga, Carlos
    Khellah, Muhammad M.
    Tschanz, James W.
    De, Vivek
    2015 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2015,
  • [46] 1550 nm volume holographic devices for optical communication networks
    Boffi, P
    Ubaldi, MC
    Piccinin, D
    Martinelli, M
    INFRARED HOLOGRAPHY FOR OPTICAL COMMUNICATIONS, 2002, 86 : 157 - 178
  • [47] THRESHOLD VOLTAGE MINIMUM GATE LENGTH TRADE-OFF IN BURIED-CHANNEL PMOS DEVICES FOR SCALED SUPPLY VOLTAGE CMOS TECHNOLOGIES
    KIZILYALLI, IC
    RAMBAUD, MM
    DUNCAN, A
    LYTLE, SA
    THOMA, MJ
    IEEE ELECTRON DEVICE LETTERS, 1995, 16 (10) : 457 - 459
  • [48] CMOS devices and technology - characteristics of mobility and threshold voltage in advanced devices
    TSMC
    不详
    Tech. Dig. Int. Electron Meet. IEDM, 2008,
  • [49] Gate-over-driving CMOS architecture for 0.5V single-power-supply-operated devices
    Iwata, T
    Yamauchi, H
    Akamatsu, H
    Terada, Y
    Matsuzawa, A
    1997 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - DIGEST OF TECHNICAL PAPERS, 1997, 40 : 290 - 291
  • [50] High-Voltage Low-Power Startup Backup Battery Switch Using Low Voltage Devices in 28nm CMOS
    Neri, Filippo
    Keogh, Craig
    Brauner, Thomas
    De Mey, Eric
    Schippel, Christian
    2016 29TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2016, : 211 - 216
12345