Gate-over-driving CMOS architecture for 0.5V single-power-supply-operated devices

被引：2
|
作者：
Iwata, T
Yamauchi, H
Akamatsu, H
Terada, Y
Matsuzawa, A
机构：
来源：
1997 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - DIGEST OF TECHNICAL PAPERS | 1997年 / 40卷
关键词：
D O I：
10.1109/ISSCC.1997.585388
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：290 / 291
页数：2
相关论文
共 5 条
  • [1] Low-power 600 MHz comparator for 0.5V supply voltage in 0.12μm CMOS
    Goll, B.
    Zimmermann, H.
    ELECTRONICS LETTERS, 2007, 43 (07) : 388 - 390
  • [2] 0.5 V single power supply operated high-speed boosted and offset-grounded data storage (BOGS) SRAM cell architecture
    Matsushita Electric Industrial Co, Ltd, Osaka, Japan
    IEEE Trans Very Large Scale Integr VLSI Syst, 4 (377-387):
  • [3] A 0.5 V single power supply operated high-speed boosted and offset-grounded data storage (BOGS) SRAM cell architecture
    Yamauchi, H
    Iwata, T
    Akamatsu, H
    Matsuzawa, A
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1997, 5 (04) : 377 - 387
  • [4] A 0.5V/100MHz over-Vcc grounded data storage (OVGS) SRAM cell architecture with boosted bit-line and offset source over-driving schemes
    Yamauchi, H
    Iwata, T
    Akamatsu, H
    Matsuzawa, A
    1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 49 - 54
  • [5] Logic Performance Evaluation and Transport Physics of Schottky-Gate III-V Compound Semiconductor Quantum Well Field Effect Transistors for Power Supply Voltages (VCC) Ranging from 0.5V to 1.0V
    Dewey, G.
    Kotlyar, R.
    Pillarisetty, R.
    Radosavljevic, M.
    Rakshit, T.
    Then, H.
    Chau, R.
    2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 452 - 455
1