RISC-V Online Tutor

被引:0
|
作者
Morgan, Fearghal [1 ]
Beretta, Arthur [2 ]
Gallivan, Ian [1 ]
Clancy, Joseph [1 ]
Rousseau, Frederic [2 ]
George, Roshan [1 ]
Bako, Laszlo [3 ]
Callaly, Frank [1 ]
机构
[1] Natl Univ Ireland, Galway, Ireland
[2] Univ Grenoble Alpes, TIMA, Grenoble INP, CNRS, Grenoble, France
[3] SAPIENTIA Hungarian Univ Transylvania, Targu Mures, Corunca, Romania
来源
关键词
RISC-V; Online learning; Remote laboratory; FPGA; Prototyping; Assembly language; Tutor; Lesson; Course builder; Training;
D O I
10.1007/978-3-030-82529-4_14
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper presents the RISC-V Online Tutor course which provides structured, self-paced RISC-V architecture and applications training. The course browser transparently interacts with remote RISC-V hardware, implemented on an FPGA array. The course is implemented and supported by the reported vicilogic platform which provides online learning, remote FPGA prototyping and course builder. Lessons control remote hardware input signals, probe all RISC-V processor signals and overlay signal widgets on interactive course diagrams. The strategy provides a visually-rich, interactive learn-by-doing experience. The paper presents the course structure, and examples of the interactive lesson pedagogy. User experience, opinion and analytics are presented for a group of 45 users. Results indicate a high level of user satisfaction, and effective independent learning and achievement. Course availability is timely, with the growing interest in the RISC-V open-source Instruction Set Architecture, the call for training materials by RISC-V International, and the increasing demand for practical online learning systems, particularly during the Covid-19 pandemic.
引用
收藏
页码:131 / 143
页数:13
相关论文
共 50 条
  • [41] Secure Services for Standard RISC-V Architectures
    Bove, Davide
    PROCEEDINGS OF THE 17TH INTERNATIONAL CONFERENCE ON AVAILABILITY, RELIABILITY AND SECURITY, ARES 2022, 2022,
  • [42] Optimised AES with RISC-V Vector Extensions
    Rizi, Mahnaz Namazi
    Zidaric, Nusa
    Batina, Lejla
    Mentens, Nele
    2024 27TH INTERNATIONAL SYMPOSIUM ON DESIGN & DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS, DDECS, 2024, : 57 - 60
  • [43] FlexBex: A RISC-V with a Reconfigurable Instruction Extension
    Nguyen Dao
    Attwood, Andrew
    Healy, Bea
    Koch, Dirk
    2020 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2020), 2020, : 190 - 195
  • [44] RISC-V进展迅速,未来可期
    孙永杰
    通信世界, 2024, (17) : 5
  • [45] Leveraging the Openness and Modularity of RISC-V in Space
    Di Mascio, Stefano
    Menicucci, Alessandra
    Gill, Eberhard
    Furano, Gianluca
    Monteleone, Claudio
    JOURNAL OF AEROSPACE INFORMATION SYSTEMS, 2019, 16 (11): : 454 - 472
  • [46] Functional Verification of a RISC-V Vector Accelerator
    Jimenez, Victor
    Rodriguez, Mario
    Dominguez, Marc
    Sans, Josep
    Diaz, Ivan
    Valente, Luca
    Guglielmi, Vito Luca
    Quiroga, Josue V. V.
    Genovese, R. Ignacio
    Sonmez, Nehir
    Palomar, Oscar
    Moreto, Miquel
    IEEE DESIGN & TEST, 2023, 40 (03) : 36 - 44
  • [47] EM Fault Injection on ARM and RISC-V
    Elmohr, Mahmoud A.
    Liao, Haohao
    Gebotys, Catherine H.
    PROCEEDINGS OF THE TWENTYFIRST INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2020), 2020, : 206 - 212
  • [48] 基于RISC-V的IOMMU设计
    王镇道
    班贵龙
    胡锦
    焦旭峰
    湖南大学学报(自然科学版), 2024, (06) : 187 - 194
  • [49] Design and Implementation of a Secure RISC-V Microprocessor
    Stangherlin, Kleber
    Sachdev, Manoj
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (11) : 1705 - 1715
  • [50] Is RISC-V ready for Space? A Security Perspective
    Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Italy
    不详
    不详
    不详
    不详
    Proc. IEEE Int. Symp. Defect Fault Toler. VLSI Nanotechnol. Syst., DFT,