Is RISC-V ready for Space? A Security Perspective

被引：0

作者：

Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Italy ^{[1
]}

不详 ^{[2
]}

不详 ^{[3
]}

不详 ^{[4
]}

不详 ^{[5
]}

机构：

来源：

Proc. IEEE Int. Symp. Defect Fault Toler. VLSI Nanotechnol. Syst., DFT |

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

Computer hardware - Cost effectiveness - Hardware security - Integrated circuit design - Malware - Side channel attack

引用

共 50 条

[1] A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs
Gerlach, Lukas
Weber, Daniel
Zhang, Ruiyi
Schwarz, Michael
2023 IEEE SYMPOSIUM ON SECURITY AND PRIVACY, SP, 2023, : 2321 - 2338
[2] Trusted Hart for Mobile RISC-V Security
Ushakov, V.
Sovio, S.
Qi, Q.
Nayani, V.
Manea, V.
Ginzboorg, P.
Ekberg, J. E.
2022 IEEE INTERNATIONAL CONFERENCE ON TRUST, SECURITY AND PRIVACY IN COMPUTING AND COMMUNICATIONS, TRUSTCOM, 2022, : 1587 - 1596
[3] Architectural Security and Trust Foundation for RISC-V
Boubakri, Marouene
Zouari, Belhassen
2024 IEEE 27TH INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING, ISORC 2024, 2024,
[4] Leveraging the Openness and Modularity of RISC-V in Space
Di Mascio, Stefano
Menicucci, Alessandra
Gill, Eberhard
Furano, Gianluca
Monteleone, Claudio
JOURNAL OF AEROSPACE INFORMATION SYSTEMS, 2019, 16 (11): : 454 - 472
[5] Security, Reliability and Test Aspects of the RISC-V Ecosystem
Abella, Jaume
Alcaide, Sergi
Anders, Jens
Bas, Francisco
Becker, Steffen
De Mulder, Elke
Elhamawy, Nourhan
Gurkaynak, Frank K.
Handschuh, Helena
Hernandez, Carles
Hutter, Mike
Kosmidis, Leonidas
Polian, Ilia
Sauer, Matthias
Wagner, Stefan
Regazzoni, Francesco
2021 IEEE EUROPEAN TEST SYMPOSIUM (ETS 2021), 2021,
[6] A Hardware Security Evaluation Platform on RISC-V SoC
Cheng, Xiaolong
Cui, Aijiao
Jin, Yier
8TH INTERNATIONAL TEST CONFERENCE IN ASIA, ITC-ASIA 2024, 2024,
[7] Formal Verification of Security Properties on RISC-V Processors
Chuah, Czea Sie
Appold, Christian
Leinmueller, Tim
Proceedings - 2023 21st ACM/IEEE International Symposium on Formal Methods and Models for System Design, MEMOCODE 2023, 2023, : 159 - 168
[8] A Security Architecture for RISC-V based IoT Devices
Auer, Lukas
Skubich, Christian
Hiller, Matthias
2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 1154 - 1159
[9] Formal Verification of Security Properties on RISC-V Processors
Chuah, Czea Sie
Appold, Christian
Leinmueller, Tim
2023 21ST ACM-IEEE INTERNATIONAL SYMPOSIUM ON FORMAL METHODS AND MODELS FOR SYSTEM DESIGN, MEMOCODE, 2023, : 159 - 168
[10] Second International workshop on RISC-V for HPC (RISC-V HPC)
Brown, Nick
Davis, John
Leidel, John
Wong, Michael
ACM International Conference Proceeding Series, 2023, : 1521 - 1522

← 1 2 3 4 5 →