Is RISC-V ready for Space? A Security Perspective

被引：0

作者：

Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Italy ^{[1
]}

不详 ^{[2
]}

不详 ^{[3
]}

不详 ^{[4
]}

不详 ^{[5
]}

机构：

来源：

Proc. IEEE Int. Symp. Defect Fault Toler. VLSI Nanotechnol. Syst., DFT |

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

Computer hardware - Cost effectiveness - Hardware security - Integrated circuit design - Malware - Side channel attack

引用

共 50 条

[41] RISC-V的“芯”技术
俞灵琦
华东科技, 2021, (02) : 18 - 21
[42] RISC-V会赢吗
办公自动化, 2019, (16) : 14 - 14
[43] Design of IOMMU Based on RISC-V
Wang, Zhendao
Ban, Guilong
Hu, Jin
Jiao, Xufeng
Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences, 2024, 51 (06): : 187 - 194
[44] Hardware Accelerated FrodoKEM on RISC-V
Karl, Patrick
Fritzmann, Tim
Sigl, Georg
2022 25TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2022, : 154 - 159
[45] RISC-V Extension for Lightweight Cryptography
Tehrani, Etienne
Graba, Tarik
Merabet, Abdelmalek Si
Danger, Jean-Luc
2020 23RD EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2020), 2020, : 222 - 228
[46] A Compiler Comparison in the RISC-V Ecosystem
Poorhosseini, Mehrdad
Nebel, Wolfgang
Gruettner, Kim
2020 INTERNATIONAL CONFERENCE ON OMNI-LAYER INTELLIGENT SYSTEMS (IEEE COINS 2020), 2020, : 80 - 85
[47] A lightweight ISE for ChaCha on RISC-V
Marshall, Ben
Page, Daniel
Thinh Hung Pham
2021 IEEE 32ND INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2021), 2021, : 25 - 32
[48] AsteRISC: A Size-Optimized RISC-V Core for Design Space Exploration
Saussereau, Jonathan
Leroux, Camille
Begueret, Jean-Baptiste
Jego, Christophe
2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
[49] xBGAS: A Global Address Space Extension on RISC-V for High Performance Computing
Wang, Xi
Leidel, John D.
Williams, Brody
Ehret, Alan
Mark, Miguel
Kinsy, Michel A.
Chen, Yong
2021 IEEE 35TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS), 2021, : 454 - 463
[50] Open-source IP cores for space: A processor-level perspective on soft errors in the RISC-V era
Di Mascio, Stefano
Menicucci, Alessandra
Gill, Eberhard
Furano, Gianluca
Monteleone, Claudio
COMPUTER SCIENCE REVIEW, 2021, 39

← 1 2 3 4 5 →