共 50 条
- [3] Parallel Verification in RISC-V Secure Boot 2023 IEEE 16TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP, MCSOC, 2023, : 568 - 575
- [4] ITUS: A Secure RISC-V System-on-Chip 32ND IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (IEEE SOCC 2019), 2019, : 418 - 423
- [6] Reconfigurable RISC-V Secure Processor And SoC Integration 2019 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2019, : 827 - 832
- [7] SPEAR-V: Secure and Practical Enclave Architecture for RISC-V PROCEEDINGS OF THE 2023 ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, ASIA CCS 2023, 2023, : 457 - 468
- [8] Secure Design Flow of FPGA Based RISC-V Implementation 2019 IEEE 4TH INTERNATIONAL VERIFICATION AND SECURITY WORKSHOP (IVSW 2019), 2019, : 37 - 42
- [9] Experiments and Optimizations for TVM on RISC-V Architectures with P Extension 2020 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2020,
- [10] Second International workshop on RISC-V for HPC (RISC-V HPC) ACM International Conference Proceeding Series, 2023, : 1521 - 1522