Secure Services for Standard RISC-V Architectures

被引:0
|
作者
Bove, Davide [1 ]
机构
[1] FAU Erlangen Nurnberg, IT Secur Infrastruct Lab, Erlangen, Germany
关键词
risc-v; tee; trusted execution; secure storage;
D O I
10.1145/3538969.3538998
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In systems security Trusted Execution Environments have been developed as a mean to offer additional security to existing complex system designs. In the past multiple vulnerabilities have affected TEE implementations like ARM TrustZone and Intel SGX, which is why the research community has been looking to identify and solve existing design flaws. Another branch of computer science looks at RISC-V, a modern processor architecture that allows everyone to use and extend it. In this work, we analyze the current possibilities of the RISC-V architecture to provide TEE-related functionality while avoiding potential pitfalls and vulnerabilities early on in the design process. By looking at the current problems in established TEE frameworks, we implemented and tested actual services used by user applications and operating systems that implement common TEE features on a recent version of the standard RISC-V ISA. We found that the current technology can be used to implement file storage and cryptographic key management services without modifications to the standard. Unfortunately, our results show that RISC-V offers no solution to secure I/O communication with peripherals on a system, and therefore also no safe way to interact with the user in case of an OS compromise. We discuss potential solutions to this remaining problem.
引用
收藏
页数:7
相关论文
共 50 条
  • [1] Basic secure services for standard RISC-V architectures
    Bove, Davide
    Funk, Julian
    COMPUTERS & SECURITY, 2023, 133
  • [2] Design and Implementation of a Secure RISC-V Microprocessor
    Stangherlin, Kleber
    Sachdev, Manoj
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (11) : 1705 - 1715
  • [3] Parallel Verification in RISC-V Secure Boot
    Saiki, Akihiro
    Omori, Yu
    Kimura, Keiji
    2023 IEEE 16TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP, MCSOC, 2023, : 568 - 575
  • [4] ITUS: A Secure RISC-V System-on-Chip
    Kumar, Vinay B. Y.
    Chattopadhyay, Anupam
    Haj-Yahya, Jawad
    Mendelson, Avi
    32ND IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (IEEE SOCC 2019), 2019, : 418 - 423
  • [5] RISC-Vlim, a RISC-V Framework for Logic-in-Memory Architectures
    Coluccio, Andrea
    Ieva, Antonia
    Riente, Fabrizio
    Roch, Massimo Ruo
    Ottavi, Marco
    Vacca, Marco
    ELECTRONICS, 2022, 11 (19)
  • [6] Reconfigurable RISC-V Secure Processor And SoC Integration
    Zang, Zhenya
    Liu, Yao
    Cheung, Ray C. C.
    2019 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2019, : 827 - 832
  • [7] SPEAR-V: Secure and Practical Enclave Architecture for RISC-V
    Schrammel, David
    Waser, Moritz
    Lamster, Lukas
    Unterguggenberger, Martin
    Mangard, Stefan
    PROCEEDINGS OF THE 2023 ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, ASIA CCS 2023, 2023, : 457 - 468
  • [8] Secure Design Flow of FPGA Based RISC-V Implementation
    Siddiqui, Ali Shuja
    Shirley, Geraldine
    Bendre, Shreya
    Bhagwat, Girija
    Plusquellic, Jim
    Saqib, Fareena
    2019 IEEE 4TH INTERNATIONAL VERIFICATION AND SECURITY WORKSHOP (IVSW 2019), 2019, : 37 - 42
  • [9] Experiments and Optimizations for TVM on RISC-V Architectures with P Extension
    Chen, Yi-Ru
    Liao, Hui-Hsin
    Chang, Chia-Hsuan
    Lin, Che-Chia
    Lee, Chao-Lin
    Chang, Yuan-Ming
    Yang, Chun-Chieh
    Lee, Jenq-Kuen
    2020 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2020,
  • [10] Second International workshop on RISC-V for HPC (RISC-V HPC)
    Brown, Nick
    Davis, John
    Leidel, John
    Wong, Michael
    ACM International Conference Proceeding Series, 2023, : 1521 - 1522