共 50 条
- [21] Devise Rust Compiler Optimizations on RISC-V Architectures with SIMD Instructions PROCEEDINGS OF THE 48TH INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING WORKSHOPS (ICPP 2019), 2019,
- [23] Secure Boot Design for a RISC-V Based SoC and Implementation on an FPGA 32ND IEEE SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE, SIU 2024, 2024,
- [27] Research on the Secure RISC-V Processor Against a Power Analysis Attack Tianjin Daxue Xuebao (Ziran Kexue yu Gongcheng Jishu Ban)/Journal of Tianjin University Science and Technology, 2021, 54 (08): : 868 - 874
- [28] HECTOR-V: A Heterogeneous CPU Architecture for a Secure RISC-V Execution Environment ASIA CCS'21: PROCEEDINGS OF THE 2021 ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, 2021, : 187 - 199
- [29] RISC-V Console: A Containerized RISC-V Based Game Console Emulator for Education PROCEEDINGS OF THE 27TH ACM CONFERENCE ON INNOVATION AND TECHNOLOGY IN COMPUTER SCIENCE EDUCATION, ITICSE 2022, VOL 1, 2022, : 145 - 150
- [30] Review of open neuromorphic architectures and a first integration in the RISC-V PULP platform 2023 IEEE 16TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP, MCSOC, 2023, : 470 - 477