Secure Services for Standard RISC-V Architectures

被引:0
|
作者
Bove, Davide [1 ]
机构
[1] FAU Erlangen Nurnberg, IT Secur Infrastruct Lab, Erlangen, Germany
关键词
risc-v; tee; trusted execution; secure storage;
D O I
10.1145/3538969.3538998
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In systems security Trusted Execution Environments have been developed as a mean to offer additional security to existing complex system designs. In the past multiple vulnerabilities have affected TEE implementations like ARM TrustZone and Intel SGX, which is why the research community has been looking to identify and solve existing design flaws. Another branch of computer science looks at RISC-V, a modern processor architecture that allows everyone to use and extend it. In this work, we analyze the current possibilities of the RISC-V architecture to provide TEE-related functionality while avoiding potential pitfalls and vulnerabilities early on in the design process. By looking at the current problems in established TEE frameworks, we implemented and tested actual services used by user applications and operating systems that implement common TEE features on a recent version of the standard RISC-V ISA. We found that the current technology can be used to implement file storage and cryptographic key management services without modifications to the standard. Unfortunately, our results show that RISC-V offers no solution to secure I/O communication with peripherals on a system, and therefore also no safe way to interact with the user in case of an OS compromise. We discuss potential solutions to this remaining problem.
引用
收藏
页数:7
相关论文
共 50 条
  • [21] Devise Rust Compiler Optimizations on RISC-V Architectures with SIMD Instructions
    Lin, Heng
    Chen, Piyo
    Hwang, Yuan-Shin
    Lee, Jenq-Kuen
    PROCEEDINGS OF THE 48TH INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING WORKSHOPS (ICPP 2019), 2019,
  • [22] Investigation of RISC-V
    V. A. Frolov
    V. A. Galaktionov
    V. V. Sanzharov
    Programming and Computer Software, 2021, 47 : 493 - 504
  • [23] Secure Boot Design for a RISC-V Based SoC and Implementation on an FPGA
    Adiguzel, Yasin
    Yalcin, Siddika Berna Ors
    32ND IEEE SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE, SIU 2024, 2024,
  • [24] Towards Designing a Secure RISC-V System-on-Chip: ITUS
    Vinay B. Y. Kumar
    Suman Deb
    Naina Gupta
    Shivam Bhasin
    Jawad Haj-Yahya
    Anupam Chattopadhyay
    Avi Mendelson
    Journal of Hardware and Systems Security, 2020, 4 (4) : 329 - 342
  • [25] Design and implementation of secure boot architecture on RISC-V using FPGA
    Loo, Tung Lun
    Ishak, Mohamad Khairi
    Ammar, Khalid
    MICROPROCESSORS AND MICROSYSTEMS, 2023, 101
  • [26] Comparison of RISC-V and transport triggered architectures for a postquantum cryptography application
    Akcay, Latif
    Ors, Berna
    TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2021, 29 (01) : 321 - 333
  • [27] Research on the Secure RISC-V Processor Against a Power Analysis Attack
    Liu Q.
    Liu B.
    Lu S.
    Sai B.
    Tianjin Daxue Xuebao (Ziran Kexue yu Gongcheng Jishu Ban)/Journal of Tianjin University Science and Technology, 2021, 54 (08): : 868 - 874
  • [28] HECTOR-V: A Heterogeneous CPU Architecture for a Secure RISC-V Execution Environment
    Nasahl, Pascal
    Schilling, Robert
    Werner, Mario
    Mangard, Stefan
    ASIA CCS'21: PROCEEDINGS OF THE 2021 ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, 2021, : 187 - 199
  • [29] RISC-V Console: A Containerized RISC-V Based Game Console Emulator for Education
    Nitta, Christopher
    Kaloti, Aaron
    Wang, Shuotong
    PROCEEDINGS OF THE 27TH ACM CONFERENCE ON INNOVATION AND TECHNOLOGY IN COMPUTER SCIENCE EDUCATION, ITICSE 2022, VOL 1, 2022, : 145 - 150
  • [30] Review of open neuromorphic architectures and a first integration in the RISC-V PULP platform
    Barocci, Michelangelo
    Fra, Vittorio
    Macii, Enrico
    Urgese, Gianvito
    2023 IEEE 16TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP, MCSOC, 2023, : 470 - 477