RISC-Vlim, a RISC-V Framework for Logic-in-Memory Architectures

被引:2
|
作者
Coluccio, Andrea [1 ]
Ieva, Antonia [1 ]
Riente, Fabrizio [1 ]
Roch, Massimo Ruo [1 ]
Ottavi, Marco [2 ,3 ]
Vacca, Marco [1 ]
机构
[1] Politecn Torino, Dept Elect & Telecommun Engn, I-10129 Turin, Italy
[2] Univ Tor Vergata, Dept Elect Engn, I-00133 Rome, Italy
[3] Univ Twente, Dept Comp Architectures Embedded Syst, NL-7522 NH Enschede, Netherlands
关键词
RISC-V; logic-in-memory; racetrack logic;
D O I
10.3390/electronics11192990
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Most modern CPU architectures are based on the von Neumann principle, where memory and processing units are separate entities. Although processing unit performance has improved over the years, memory capacity has not followed the same trend, creating a performance gap between them. This problem is known as the "memory wall" and severely limits the performance of a microprocessor. One of the most promising solutions is the "logic-in-memory" approach. It consists of merging memory and logic units, enabling data to be processed directly inside the memory itself. Here we propose an RISC-V framework that supports logic-in-memory operations. We substitute data memory with a circuit capable of storing data and of performing in-memory computation. The framework is based on a standard memory interface, so different logic-in-memory architectures can be inserted inside the microprocessor, based both on CMOS and emerging technologies. The main advantage of this framework is the possibility of comparing the performance of different logic-in-memory solutions on code execution. We demonstrate the effectiveness of the framework using a CMOS volatile memory and a memory based on a new emerging technology, racetrack logic. The results demonstrate an improvement in algorithm execution speed and a reduction in energy consumption.
引用
收藏
页数:21
相关论文
共 50 条
  • [1] Secure Services for Standard RISC-V Architectures
    Bove, Davide
    PROCEEDINGS OF THE 17TH INTERNATIONAL CONFERENCE ON AVAILABILITY, RELIABILITY AND SECURITY, ARES 2022, 2022,
  • [2] A Framework for Fault Tolerance in RISC-V
    Doerflinger, Alexander
    Kleinbeck, Benedikt
    Albers, Mark
    Michalik, Harald
    Moya, Martin
    2022 IEEE INTL CONF ON DEPENDABLE, AUTONOMIC AND SECURE COMPUTING, INTL CONF ON PERVASIVE INTELLIGENCE AND COMPUTING, INTL CONF ON CLOUD AND BIG DATA COMPUTING, INTL CONF ON CYBER SCIENCE AND TECHNOLOGY CONGRESS (DASC/PICOM/CBDCOM/CYBERSCITECH), 2022, : 163 - 170
  • [3] Second International workshop on RISC-V for HPC (RISC-V HPC)
    Brown, Nick
    Davis, John
    Leidel, John
    Wong, Michael
    ACM International Conference Proceeding Series, 2023, : 1521 - 1522
  • [4] Basic secure services for standard RISC-V architectures
    Bove, Davide
    Funk, Julian
    COMPUTERS & SECURITY, 2023, 133
  • [5] A Survey on Thwarting Memory Corruption in RISC-V
    Brohet, Marco
    Regazzoni, Francesco
    ACM COMPUTING SURVEYS, 2024, 56 (02)
  • [6] Investigation of RISC-V
    Frolov, V. A.
    Galaktionov, V. A.
    Sanzharov, V. V.
    PROGRAMMING AND COMPUTER SOFTWARE, 2021, 47 (07) : 493 - 504
  • [7] Investigation of RISC-V
    V. A. Frolov
    V. A. Galaktionov
    V. V. Sanzharov
    Programming and Computer Software, 2021, 47 : 493 - 504
  • [8] Rapid RISC: Fast Customization of RISC-V Processors
    Donofrio, David D.
    Leidel, John D.
    OPEN ARCHITECTURE/OPEN BUSINESS MODEL NET-CENTRIC SYSTEMS AND DEFENSE TRANSFORMATION 2022, 2022, 12119
  • [9] RISC-V Console: A Containerized RISC-V Based Game Console Emulator for Education
    Nitta, Christopher
    Kaloti, Aaron
    Wang, Shuotong
    PROCEEDINGS OF THE 27TH ACM CONFERENCE ON INNOVATION AND TECHNOLOGY IN COMPUTER SCIENCE EDUCATION, ITICSE 2022, VOL 1, 2022, : 145 - 150
  • [10] Experiments and Optimizations for TVM on RISC-V Architectures with P Extension
    Chen, Yi-Ru
    Liao, Hui-Hsin
    Chang, Chia-Hsuan
    Lin, Che-Chia
    Lee, Chao-Lin
    Chang, Yuan-Ming
    Yang, Chun-Chieh
    Lee, Jenq-Kuen
    2020 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2020,