Scan Chain Ordering to Reduce Test Data for BIST-Aided Scan Test Using Compatible Scan Flip-Flops

被引：1

作者：

Yotsuyanagi, Hiroyuki ^{[1
]}

Yamamoto, Masayuki ^{[1
]}

Hashizume, Masaki ^{[1
]}

机构：

[1] Univ Tokushima, Inst Technol & Sci, Dept Informat Solut, Tokushima 7708506, Japan

来源：

IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS | 2010年 / E93D卷 / 01期

关键词：

BIST-aided scan test; scan chain ordering; test data reduction; compatible flip-flops; test pattern generation;

D O I：

10.1587/transinf.E93.D.10

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, the scan chain ordering method for BIST-aided scan test for reducing test data and test application time is proposed. In this work. we utilize the simple LFSR without a phase shifter as PRPG and configure scan chains using the compatible set of flip-flops with considering, the correlations among flip-flops in an LFSR. The method can reduce the number of inverter codes required for inverting, the bits in PRPG partterns that conflict with ATPG patterns. The experimental results for some benchmark circuits are shown to present the feasibility of our test method.

引用

页码：10 / 16

页数：7

共 50 条

[21] AN EXACT ALGORITHM FOR SELECTING PARTIAL SCAN FLIP-FLOPS
CHAKRADHAR, ST
BALAKRISHNAN, A
AGRAWAL, V
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1995, 7 (1-2): : 83 - 93
[22] Improving test effectiveness of scan-based BIST by scan chain partitioning
Xiang, D
Chen, MJ
Sun, JG
Fujiwara, H
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (06) : 916 - 927
[23] Digital design with minimal number of scan flip-flops
Mourad, S
ICECS 96 - PROCEEDINGS OF THE THIRD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2, 1996, : 931 - 934
[24] Power driven chaining of flip-flops in scan architectures
Bonhomme, Y
Girard, P
Landrault, C
Pravossoudovitch, S
INTERNATIONAL TEST CONFERENCE 2002, PROCEEDINGS, 2002, : 796 - 803
[25] Improving test quality of scan-based BIST by scan chain partitioning
Xiang, D
Chen, MJ
Sun, JG
Fujiwara, H
ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 12 - 17
[26] Improved method for selecting partial scan flip-flops
Xiong, Zhiping
Yu, Yinlei
Huang, Weikang
Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2002, 14 (03): : 218 - 221
[27] A TMR scheme for SEU mitigation in scan flip-flops
Oliveira, Roystein
Jagirdar, Aditya
Chakraborty, Tapan J.
ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2007, : 905 - +
[28] Flip-flops and scan-path elements for nanoelectronics
Kothe, R.
Vierhaus, H. T.
PROCEEDINGS OF THE 2007 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2007, : 307 - +
[29] SELECTION OF THE FLIP-FLOPS FOR PARTIAL ENHANCED SCAN TECHNIQUES
Matrosova, A. Yu.
Melnikov, A. V.
Mukhamedov, R. V.
Ostanin, S. A.
Singh, V.
VESTNIK TOMSKOGO GOSUDARSTVENNOGO UNIVERSITETA-UPRAVLENIE VYCHISLITELNAJA TEHNIKA I INFORMATIKA-TOMSK STATE UNIVERSITY JOURNAL OF CONTROL AND COMPUTER SCIENCE, 2012, 19 (02): : 112 - 120
[30] Selecting partial scan flip-flops for circuit partitioning
Ono, Toshinobu
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994, : 646 - 650

← 1 2 3 4 5 →