Low Power Full Adder Using 8T Structure

被引：0

作者：

Bazzazi, Amin ^{[1
]}

Mahini, Alireza ^{[1
]}

Jelini, Jelveh ^{[1
]}

机构：

[1] Islamic Azad Univ, Dept Comp Engn, Gorgan Branch, Gorgan, Iran

来源：

INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTIST, IMECS 2012, VOL II | 2012年

关键词：

Full Adder; Low Power; CMOS; Delay;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

A low power and high performance 1-bit full adder cell is proposed. The 8T Full Adder technique has been used for the generation of XOR function. Twelve state-of-theart 1-bit full adders and one proposed full adder are simulated with HSPICE using 0.18 mu m CMOS Technology at 1.8V supply voltage. By optimizing the transistor size in each stage the power and delay are minimized. The results of post-layout. simulation compared to similar reported ones illustrate significant improvement. Simulation results show great improvement in terms of Power-Delay-Product (PDP). The power consumption of this adder is 200nw.

引用

页码：1190 / 1194

页数：5

共 50 条

[1] Area and Power Efficient Carry Select Adder using 8T Full Adder
Sathyabhama, B.
Deepika, M.
Deepthi, S.
2015 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2015, : 969 - 973
[2] A Novel Ultra-Low Power and PDP 8T Full Adder Design Using Bias Voltage
Nafeez, Virani
Nikitha, M., V
Sunil, M. P.
2017 2ND INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2017, : 1069 - 1073
[3] Comparative Analysis of Carry Select Adder using 8T and 10T Full Adder Cells
Pandey, Shivendra
Khan, Afshan Amin
Sarma, Rajkumar
2014 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2014,
[4] High Speed, Low Power 8T Full Adder Cell with 45% Improvement in Threshold Loss Problem
Sharma, Tripti
Singh, B. P.
Sharma, K. G.
Arora, Neha
RECENT ADVANCES IN NETWORKING, VLSI AND SIGNAL PROCESSING, 2010, : 272 - +
[5] A novel CMOS 1-bit 8T full adder cell
Sharma, Tripti
Sharma, K.G.
Singh, B.P.
Arora, Neha
WSEAS Transactions on Systems, 2010, 9 (03): : 317 - 326
[6] A Fast Half Adder using 8T SRAM for Computation-in-Memory
Han, Jaehyeon
Kim, Youngmin
2021 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS-ASIA (ICCE-ASIA), 2021,
[7] Low Power 8-bit ALU Design Using Full Adder and Multiplexer
Sharma, Anitesh
Tiwari, Ravi
PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET), 2016, : 2160 - 2164
[8] Design of SRAM Array Using 8T Cell for Low Power Sensor Network
Karat, Colin David
Krishna, Soorya K.
2015 5TH NIRMA UNIVERSITY INTERNATIONAL CONFERENCE ON ENGINEERING (NUICONE), 2015,
[9] Low Power Array Multiplier Using Modified Full Adder
Srikanth, S.
ThahiraBanu, I.
VishnuPriya, G.
Usha, G.
PROCEEDINGS OF 2ND IEEE INTERNATIONAL CONFERENCE ON ENGINEERING & TECHNOLOGY ICETECH-2016, 2016, : 1041 - 1044
[10] Low Power 14T Hybrid Full Adder Cell
Sugandha, Chauhan
Tripti, Sharma
PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON FRONTIERS IN INTELLIGENT COMPUTING: THEORY AND APPLICATIONS, (FICTA 2016), VOL 2, 2017, 516 : 151 - 160

← 1 2 3 4 5 →