Low Power Full Adder Using 8T Structure

被引：0

作者：

Bazzazi, Amin ^{[1
]}

Mahini, Alireza ^{[1
]}

Jelini, Jelveh ^{[1
]}

机构：

[1] Islamic Azad Univ, Dept Comp Engn, Gorgan Branch, Gorgan, Iran

来源：

INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTIST, IMECS 2012, VOL II | 2012年

关键词：

Full Adder; Low Power; CMOS; Delay;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

A low power and high performance 1-bit full adder cell is proposed. The 8T Full Adder technique has been used for the generation of XOR function. Twelve state-of-theart 1-bit full adders and one proposed full adder are simulated with HSPICE using 0.18 mu m CMOS Technology at 1.8V supply voltage. By optimizing the transistor size in each stage the power and delay are minimized. The results of post-layout. simulation compared to similar reported ones illustrate significant improvement. Simulation results show great improvement in terms of Power-Delay-Product (PDP). The power consumption of this adder is 200nw.

引用

页码：1190 / 1194

页数：5

共 50 条

[11] Analysis of Low Power Methods in 14T Full Adder
Katragadda, Roshini
2015 2ND INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2015, : 1210 - 1215
[12] Low Power 16-T CMOS Full Adder Design
Borude, Pravin V.
Agrawal, Sushma S.
PROCEEDINGS OF THE 2018 SECOND INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL SYSTEMS (ICICCS), 2018, : 1130 - 1134
[13] Design Low Power 10T Full Adder Using Process and Circuit Techniques
Mishra, Shipra
Tomar, Shelendra Singh
Akashe, Shyam
7TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO 2013), 2013, : 325 - 328
[14] Optimized vedic multiplier using low power 13T hybrid full adder
Jhamb, Mansi
Kumar, Manoj
JOURNAL OF INFORMATION & OPTIMIZATION SCIENCES, 2023, 44 (04): : 675 - 687
[15] DESIGN OF LOW POWER 8T SRAM WITH SCHMITT TRIGGER LOGIC
Kumar, A. Kishore
Somasundareswari, D.
Duraisamy, V.
Pradeepa, T. Shunbaga
JOURNAL OF ENGINEERING SCIENCE AND TECHNOLOGY, 2014, 9 (06): : 670 - 677
[16] Area Optimization in 8T SRAM Cell for Low Power Consumption
Sarker, M. S. Z.
Hossain, Mokammel
Hossain, Nozmul
Rasheduzzaman, Md
Islam, Md. Ashraful
2015 INTERNATIONAL CONFERENCE ON ELECTRICAL & ELECTRONIC ENGINEERING (ICEEE), 2015, : 117 - 120
[17] High Stable and Low Power 8T CNTFET SRAM Cell
Elangovan, M.
Gunavathi, K.
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (05)
[18] A Low Power 8T SRAM Cell Design technique for CNFET
Kim, Young Bok
Kim, Yong-Bin
Lombardi, Fabrizio
Lee, Young Jun
ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 176 - +
[19] Power Optimizaton in 8T SRAM Cell
Dnyaneshwar, Kakde
Birgale, L. V.
2016 INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION CONTROL AND AUTOMATION (ICCUBEA), 2016,
[20] Ultra Low Power Full Adder Topologies
Moradi, Farshad
Wisland, Dag T.
Mahmoodi, Hamid
Aunet, Snorre
Cao, Tuan Vu
Peiravi, Ali
ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 3158 - +

← 1 2 3 4 5 →