Low Power Full Adder Using 8T Structure

被引：0

作者：

Bazzazi, Amin ^{[1
]}

Mahini, Alireza ^{[1
]}

Jelini, Jelveh ^{[1
]}

机构：

[1] Islamic Azad Univ, Dept Comp Engn, Gorgan Branch, Gorgan, Iran

来源：

INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTIST, IMECS 2012, VOL II | 2012年

关键词：

Full Adder; Low Power; CMOS; Delay;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

A low power and high performance 1-bit full adder cell is proposed. The 8T Full Adder technique has been used for the generation of XOR function. Twelve state-of-theart 1-bit full adders and one proposed full adder are simulated with HSPICE using 0.18 mu m CMOS Technology at 1.8V supply voltage. By optimizing the transistor size in each stage the power and delay are minimized. The results of post-layout. simulation compared to similar reported ones illustrate significant improvement. Simulation results show great improvement in terms of Power-Delay-Product (PDP). The power consumption of this adder is 200nw.

引用

页码：1190 / 1194

页数：5

共 50 条

[21] Low Power Wallace Tree Multiplier Using Modified Full Adder
Jaiswal, Kokila Bharti
Kumar, Nithish, V
Seshadri, Pavithra
Lakshminarayanan, G.
2015 3RD INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMMUNICATION AND NETWORKING (ICSCN), 2015,
[22] OPTIMIZED LOW POWER FULL ADDER DESIGN
Thenmozhi, V.
Muthaiah, R.
2017 INTERNATIONAL CONFERENCE ON NETWORKS & ADVANCES IN COMPUTATIONAL TECHNOLOGIES (NETACT), 2017, : 86 - 89
[23] Design of Low Power Full Adder Circuits Using CMOS Technique
Shete, Deepgandha
Askhedkar, Anuja
2019 3RD INTERNATIONAL CONFERENCE ON RECENT DEVELOPMENTS IN CONTROL, AUTOMATION & POWER ENGINEERING (RDCAPE), 2019, : 293 - 296
[24] Performance and Power Solutions for Caches Using 8T SRAM Cells
Farahani, Mostafa
Baniasadi, Amirali
2012 IEEE/ACM 45TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE WORKSHOPS, 2012, : 74 - 80
[25] Low Power 8T SRAM Using 32nm Independent Gate FinFET Technology
Kim, Young Bok
Kim, Yong-Bin
Lombardi, Fabrizio
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2008, : 247 - 250
[26] LOW POWER AREA EFFICIEN ALU WITH LOW POWER FULL ADDER
Usha, S.
Rajendiran, M.
Kavitha, A.
PROCEEDINGS OF THE 10TH INDIACOM - 2016 3RD INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT, 2016, : 1500 - 1505
[27] Design of a low power CVSL full adder using low-swing technique
Kang, JH
Kim, JB
2004 IEEE International Conference on Semiconductor Electronics, Proceedings, 2004, : 247 - 251
[28] Low Power Ripple Carry Adder Using Hybrid 1-Bit Full Adder Circuit
Bagwari, Ashish
Katna, Isha
2019 11TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS (CICN 2019), 2019, : 124 - 127
[29] A novel low power low voltage full adder cell
Chang, CH
Zhang, MY
Gu, JM
ISPA 2003: PROCEEDINGS OF THE 3RD INTERNATIONAL SYMPOSIUM ON IMAGE AND SIGNAL PROCESSING AND ANALYSIS, PTS 1 AND 2, 2003, : 454 - 458
[30] A High-Performance, Low-Power 8-Bit Full-Adder Using 8+T Differential SRAM for Computation-in-Memory
Jung, Jihyung
Kim, Youngmin
2022 19TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2022, : 131 - 132

← 1 2 3 4 5 →