EMC performance analysis of a Processor/Memory System using PCB and Package-On-Package

被引:0
|
作者
Sicard, Etienne [1 ]
Boyer, Alexandre [1 ]
Fernandez-Lopez, Priscila [2 ]
Zhou, An [3 ]
Marier, Nicolas [2 ]
Lafon, Frederic [2 ]
机构
[1] Univ Toulouse, INSA, 135 Av Rangueil, F-31077 Toulouse, France
[2] VALEO GEEDS, F-94046 Creteil, France
[3] VALEO, F-93000 Bobigny, France
关键词
Signal integrity; EMC; Microcontroller and memory; PoP; Equivalent bus model; Near-Field Scan; IBIS;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, the signal integrity (SI) and Electromagnetic Compatibility (EMC) performance of System-On-Chip (SoC) and stacked memory using Package-On-Package (PoP) technology is investigated. The reconfiguration of the IC-EMC software platform to PoP is described. From an existing 2D assembly using a discrete 65-nm SoC product, the benefits of PoP integration using a next-generation (NG) 28-nm product with stacked memory are analyzed, based on simulation and predictive analysis performed using IC-EMC software platform.
引用
收藏
页码:238 / 243
页数:6
相关论文
共 50 条
  • [31] Preparation, characterization and mechanical properties analysis of SAC305-SnBi-Co hybrid solder joints for package-on-package technology
    Zhang, Shuai
    Jing, Xinyi
    Chen, Jieshi
    Paik, Kyung-Wook
    He, Peng
    Zhang, Shuye
    MATERIALS CHARACTERIZATION, 2024, 208
  • [32] A Frequency Enhanced Single Package Multi-Die Memory System Using An In-Package Flyby Configuration
    Sun, Zhuowen
    Chen, Kevin
    Bang, Kyongmo
    2014 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2014, : 219 - 222
  • [33] Dual die processor package design optimization and performance evaluation
    Suryakumar, Mahadevan
    Hasan, Altaf
    Phan, Lu-vong
    Sarangi, Ananda
    Fan, Salina
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 215 - +
  • [34] IC package solutions for high performance memory
    Solberg, V
    PAN PACIFIC MICROELECTRONICS SYMPOSIUM, 2001, PROCEEDINGS, 2001, : 128 - 135
  • [35] Memory and logic integration for system-in-a-package
    Wang, M
    Suzuki, K
    Sakai, A
    Dai, W
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 843 - 847
  • [36] Thermal analysis of the design parameters of a QFN package soldered on a PCB using a simulation approach
    Hollstein, K.
    Yang, X.
    Weide-Zaage, K.
    MICROELECTRONICS RELIABILITY, 2021, 120
  • [37] A novel power plane structure for EMC design for modern system in package
    Huang, HuiFen
    Chu, QingXin
    Xiao, JianKang
    2008 INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY PROCEEDINGS, VOLS 1-4, 2008, : 495 - 498
  • [38] Incomplete dissolved behavior and mechanical analysis of SnAgCu-SnBi composite solder structures for high-reliable package-on-package techniques
    Zhang, Shuai
    Jing, Xinyi
    Qiu, Qingyang
    Chen, Jieshi
    Paik, Kyung-Wook
    He, Peng
    Zhang, Shuye
    MATERIALS CHARACTERIZATION, 2024, 215
  • [39] Effect of PCB and Package Type on Board Level Vibration using Vibrational Spectrum Analysis
    Jalink, J.
    Roucou, R.
    Zaal, J. J. M.
    Lesventes, J.
    Rongen, R. T. H.
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 470 - 475
  • [40] The Crosstalk Analysis of Package-PCB Complex Interconnect Structure
    Wu, J.
    Li, Y.
    Gao, Z.
    Wang, M.
    2017 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2017,