Memory and logic integration for system-in-a-package

被引：5

作者：

Wang, M ^{[1
]}

Suzuki, K ^{[1
]}

Sakai, A ^{[1
]}

Dai, W ^{[1
]}

机构：

[1] Univ Calif Santa Cruz, Dept Comp Engn, Santa Cruz, CA 95064 USA

来源：

2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS | 2001年

关键词：

System-in-a-Package (SiP); Chip-on-Chip (CoC); Chip-Laminate-Chip (CLC); Area-IO;

D O I：

10.1109/ICASIC.2001.982696

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

System-in-a-Pack-age (SiP), a generalization of System-on-a-Chip (SoC), provides a cost-effective solution for large-scale memory and logic integration and an attractive alternative for embedded memory. The key elements of SiP memory/logic integration technology include 10 redistribution; solder bumping; and flip chip assembly, Two SiP platforms: Chip-on-Chip technology and Chip-Laminate-Chip technology are introduced in this paper. An innovative configurable area-10 memory architecture for System-in-a-Pack-age is presented. A 512K SRAM chip has been designed to verify this approach.

引用

页码：843 / 847

页数：5

共 50 条

[1] Area-IO DRAM/logic integration with System-in-a-Package(SiP)
Wang, Anru
Dai, Wayne
ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 893 - 896
[2] Design and analysis of area-10 DRAM/logic integration with system-in-a-package(SiP)
Wang, AR
Dai, W
6th International Symposium on Quality Electronic Design, Proceedings, 2005, : 562 - 566
[3] Trends and opportunities of system-in-a-package and three-dimensional integration
Bonkohara, M
Takahashi, K
Ishino, M
ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 2005, 88 (10): : 37 - 49
[4] System-in-a-Package Technology for 3D Integration of Radar Modules
Brebels, S.
Sun, X.
Carchon, G.
Posada, G.
Dussopt, L.
Dubois, M. -A.
Vandenbosch, G.
De Raedt, W.
MRRS: 2008 MICROWAVES, RADAR AND REMOTE SENSING SYMPOSIUM, PROCEEDINGS, 2008, : 112 - +
[5] Silicon sandwich [system-in-a-package]
IET Electron. Syst. Softw., 2006, 2 (34-37):
[6] System-in-a-package integration of SAW RF Rx filter stacked on a transceiver chip
Jones, RE
Ramiah, C
Kamgaing, T
Banerjee, SK
Tsai, CT
Hughes, HG
De Silva, AP
Drye, J
Li, L
Blood, W
Li, Q
Vaughan, CR
Miglore, R
Penunuri, D
Lucero, R
Frear, DR
Miller, MF
IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2005, 28 (02): : 310 - 319
[7] Characterization of substrate materials for system-in-a-package applications
Chen, L
Andræ, ASG
Zou, G
JOURNAL OF ELECTRONIC PACKAGING, 2004, 126 (02) : 195 - 201
[8] Folded flex and other structures for System-In-A-Package
Warner, M
2002 INTERNATIONAL CONFERENCE ON ADVANCED PACKAGING AND SYSTEMS, PROCEEDINGS, 2002, 4828 : 199 - 199
[9] System-on-a-chip challenged by stacked - System-in-a-package technology
Asakura, H
SOLID STATE TECHNOLOGY, 2001, 44 (07) : 48 - +
[10] Design consideration for system-in-a-package with embedded passive circuits
Lee, GA
Megahed, M
De Flaviis, F
54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1678 - 1681

← 1 2 3 4 5 →