Memory and logic integration for system-in-a-package

被引:5
|
作者
Wang, M [1 ]
Suzuki, K [1 ]
Sakai, A [1 ]
Dai, W [1 ]
机构
[1] Univ Calif Santa Cruz, Dept Comp Engn, Santa Cruz, CA 95064 USA
关键词
System-in-a-Package (SiP); Chip-on-Chip (CoC); Chip-Laminate-Chip (CLC); Area-IO;
D O I
10.1109/ICASIC.2001.982696
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
System-in-a-Pack-age (SiP), a generalization of System-on-a-Chip (SoC), provides a cost-effective solution for large-scale memory and logic integration and an attractive alternative for embedded memory. The key elements of SiP memory/logic integration technology include 10 redistribution; solder bumping; and flip chip assembly, Two SiP platforms: Chip-on-Chip technology and Chip-Laminate-Chip technology are introduced in this paper. An innovative configurable area-10 memory architecture for System-in-a-Pack-age is presented. A 512K SRAM chip has been designed to verify this approach.
引用
收藏
页码:843 / 847
页数:5
相关论文
共 50 条
  • [12] Design and Simulation of 2.5 GHz System-in-a-Package Module
    Hussein, Yasser A.
    2015 IEEE 16TH ANNUAL WIRELESS AND MICROWAVE TECHNOLOGY CONFERENCE (WAMICON), 2015,
  • [13] Design of Miniaturized Filtering Power Dividers for System-in-a-Package
    Chen, Chi-Feng
    Huang, Ting-Yi
    Shen, Tze-Min
    Wu, Ruey-Beei
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (10): : 1663 - 1672
  • [14] LTCC-based system-in-a-package advancements and market potential
    Lawson, JW
    Kingston, JA
    2002 INTERNATIONAL CONFERENCE ON ADVANCED PACKAGING AND SYSTEMS, PROCEEDINGS, 2002, 4828 : 58 - 62
  • [15] Implementing ASIC/memory integration by system-on-package
    Tsai, RB
    Lu, R
    Lin, CL
    Chen, SK
    Tsai, FJ
    Tseng, KT
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2001, 24 (04): : 641 - 644
  • [16] DESIGN OF COMPACT MIC ROWAVE DIPLEXER FOR SYSTEM-IN-A-PACKAGE APPLICATIONS
    Chen, Chi-Feng
    Wang, Guo-Yun
    Tseng, Bo-Hao
    Lin, Ting-An
    2016 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS-TAIWAN (ICCE-TW), 2016, : 135 - 136
  • [17] Thermal modeling for system-in-a-package based on embedded chip structure
    Chen, Liu
    Ekstrand, Lisa
    Liu, Johan
    POLYTRONIC 2005, PROCEEDINGS, 2005, : 224 - 227
  • [18] Reliability modelling of embedded system-in-a-package :: Design and packaging issues
    Bharatula, NB
    Ossevoort, S
    Lukowicz, P
    Tröster, G
    ESA'04 & VLSI'04, PROCEEDINGS, 2004, : 387 - 392
  • [19] Electrical and thermal analysis for System-in-a-Package (SiP) implementation platform
    Wang, M
    Suzuki, K
    Dai, W
    4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2003, : 229 - 234
  • [20] Design of multilayer spiral inductor resonator filter and diplexer for system-in-a-package
    Lee, GA
    Megahed, M
    De Flaviis, F
    2003 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2003, : 527 - 530