EMC performance analysis of a Processor/Memory System using PCB and Package-On-Package

被引:0
|
作者
Sicard, Etienne [1 ]
Boyer, Alexandre [1 ]
Fernandez-Lopez, Priscila [2 ]
Zhou, An [3 ]
Marier, Nicolas [2 ]
Lafon, Frederic [2 ]
机构
[1] Univ Toulouse, INSA, 135 Av Rangueil, F-31077 Toulouse, France
[2] VALEO GEEDS, F-94046 Creteil, France
[3] VALEO, F-93000 Bobigny, France
关键词
Signal integrity; EMC; Microcontroller and memory; PoP; Equivalent bus model; Near-Field Scan; IBIS;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, the signal integrity (SI) and Electromagnetic Compatibility (EMC) performance of System-On-Chip (SoC) and stacked memory using Package-On-Package (PoP) technology is investigated. The reconfiguration of the IC-EMC software platform to PoP is described. From an existing 2D assembly using a discrete 65-nm SoC product, the benefits of PoP integration using a next-generation (NG) 28-nm product with stacked memory are analyzed, based on simulation and predictive analysis performed using IC-EMC software platform.
引用
收藏
页码:238 / 243
页数:6
相关论文
共 50 条
  • [21] Advancements in Package-on-Package (PoP) Technology, Delivering Performance, Form Factor & Cost Benefits in Next Generation Smartphone Processors
    Eslampour, Hamid
    Joshi, Mukul
    Park, SeongWon
    Shin, HanGil
    Chung, JaeHan
    2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 1823 - 1828
  • [22] Electronic PCB and Package Thermal Stress Analysis
    Refai-Ahmed, G.
    Shi, H.
    Bhartiya, Y.
    Pawlak, T.
    Keshavamurthy, M.
    Boots, B.
    Shah, S.
    Ostergaard, D.
    Pytel, S. G.
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 1402 - 1408
  • [23] Classification of Multiple Failure Modes in Package-on-Package (PoP) Assemblies using Feature Vectors for Progression of Accrued Damage
    Lall, Pradeep
    Gupta, Prashant
    Goebel, Kai
    2012 13TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM), 2012, : 498 - 513
  • [24] 3D PCB package for GaN inverter leg with low EMC feature
    Derkacz, Pawel B.
    Schanen, Jean-Luc
    Jeannin, Pierre-Olivier
    Musznicki, Piotr
    Chrzan, Piotr J.
    Petit, Mickael
    2020 22ND EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS (EPE'20 ECCE EUROPE), 2020,
  • [25] Impact of Package Parasitics on the EMC Performance of Smart Power SoCs
    Merlin, Marco
    Fiori, Franco
    2009 EUROPEAN MICROELECTRONICS AND PACKAGING CONFERENCE (EMPC 2009), VOLS 1 AND 2, 2009, : 437 - +
  • [26] Signal Integrity Analysis of a High-Performance Processor Package with Silicon Interposer
    Ren, Xiaoli
    Pang, Cheng
    Jiang, Feng
    Qin, Zheng
    Xue, Kai
    Liu, Haiyan
    Yu, Daquan
    2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 833 - 837
  • [27] Sensitivity Analysis of PCB Interconnect and Package with TAN Formalism
    Xu, Z.
    Fan, J.
    Maurice, O.
    2019 12TH INTERNATIONAL WORKSHOP ON THE ELECTROMAGNETIC COMPATIBILITY OF INTEGRATED CIRCUITS (EMC COMPO 2019), 2019, : 81 - 83
  • [28] Thermal Performance and Placement Design of LED Array Package on PCB
    Yung, K. C.
    Liem, H. M.
    Choy, H. S.
    14TH INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING (EMAP 2012), 2012,
  • [29] Thermal performance of high brightness LED array package on PCB
    Yung, K. C.
    Liem, H.
    Choy, H. S.
    Lun, W. K.
    INTERNATIONAL COMMUNICATIONS IN HEAT AND MASS TRANSFER, 2010, 37 (09) : 1266 - 1272
  • [30] Modeling the network processor and package for power delivery analysis
    Cui, W
    Parmar, P
    Morgan, JM
    Sheth, U
    EMC 2005: IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, VOLS 1-3, PROCEEDINGS, 2005, : 690 - 694