A new RNS FIR filter architecture

被引:0
|
作者
Cardarilli, GC
Re, M
Lojacono, R
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a last architecture for the implementation of FIR filters based on Residue Number System is proposed. High-speed is obtained introducing the residue arithmetic that permits the computation of the filter output by using N FIR subfilters of reduced dynamic range operating in parallel. Moreover, a new approach for the computation of the module operation on each term of the linear combination has been developed. The filter implementation is based on small look-up tables and fast multioperand carry-save adders.
引用
收藏
页码:671 / 674
页数:4
相关论文
共 50 条
  • [31] A Novel RNS Hardware Architecture of FRM Filter Banks for Digital Hearing Aids
    Philip, Sajan P.
    Sampath, P.
    Elango, S.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2025, 34 (04)
  • [32] A new FIR filter for image restoration
    Ahmad, Imteyaz
    Mondal, Partha P.
    Kanhirodan, Rajan
    2006 1ST IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-3, 2006, : 48 - +
  • [33] A new method in FIR filter design
    Oraintara, S
    Nguyen, TQ
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3: ANALOG AND DIGITAL SIGNAL PROCESSING, 1999, : 275 - 278
  • [34] A new FIR filter for image restoration
    Ahmad, Imteyaz
    Mondal, Partha P.
    Kanhirodan, Rajan
    ICIEA 2006: 1ST IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-3, PROCEEDINGS, 2006, : 1542 - 1547
  • [35] A New Low-Power Architecture Design for Distributed Arithmetic Unit in FIR Filter Implementation
    Seyedeh Fatemeh Ghamkhari
    Mohammad Bagher Ghaznavi-Ghoushchi
    Circuits, Systems, and Signal Processing, 2014, 33 : 1245 - 1259
  • [36] A New Low-Power Architecture Design for Distributed Arithmetic Unit in FIR Filter Implementation
    Ghamkhari, Seyedeh Fatemeh
    Ghaznavi-Ghoushchi, Mohammad Bagher
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2014, 33 (04) : 1245 - 1259
  • [37] ARCHITECTURE, APPLICATIONS, AND DESIGN OF A VIDEO FIR FILTER-IC
    FADAVIARDEKANI, J
    MOSCOVITZ, HS
    MONDAL, K
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 622 - 626
  • [38] Reconfigurable Architecture of a Pulse Shaping FIR Filter for Multistandard DUC
    Thomas, Sneha Mariam
    Indu, S.
    2017 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL SYSTEMS (ICICCS), 2017, : 885 - 890
  • [39] IMPLEMENTING A COMPLEX FIR FILTER ON A NOVEL PARALLEL DSP ARCHITECTURE
    Grigore, Adrian
    Pralea, Radu
    Enescu, Andrei Alexandru
    2013 INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS (ISSCS), 2013,
  • [40] AN OPTIMIZED ARCHITECTURE FOR DYNAMIC RECONFIGURABLE FIR FILTER IN SPEECH PROCESSING
    Padmapriya, S.
    Prabha, V. Lakshmi
    MALAYSIAN JOURNAL OF COMPUTER SCIENCE, 2018, 31 (02) : 155 - 174