A new RNS FIR filter architecture

被引：0
|
作者：
Cardarilli, GC
Re, M
Lojacono, R
机构：
来源：
DSP 97: 1997 13TH INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING PROCEEDINGS, VOLS 1 AND 2: SPECIAL SESSIONS | 1997年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, a last architecture for the implementation of FIR filters based on Residue Number System is proposed. High-speed is obtained introducing the residue arithmetic that permits the computation of the filter output by using N FIR subfilters of reduced dynamic range operating in parallel. Moreover, a new approach for the computation of the module operation on each term of the linear combination has been developed. The filter implementation is based on small look-up tables and fast multioperand carry-save adders.
引用
收藏
页码：671 / 674
页数：4
相关论文
共 50 条
  • [21] A Modified Approach for Reconfigurable FIR Filter Architecture
    Reddy, Kotha Srinivasa
    Patel, Rahul
    Gupta, Tushar
    Kumar, Sahoo Subhendu
    TENCON 2014 - 2014 IEEE REGION 10 CONFERENCE, 2014,
  • [22] Efficient fir filter architecture using fpga
    Jameil A.K.
    Ahmed Y.A.
    Albawi S.
    Recent Advances in Computer Science and Communications, 2020, 13 (01) : 91 - 98
  • [23] A Low-Cost Architecture for DWT Filter Banks in RNS Applications
    Kong, Yinan
    Safari, Azadeh
    Niras, C., V
    2014 14TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2014, : 448 - 451
  • [24] A NOVEL-APPROACH FOR RESIDUE TO BINARY DECODER FOR RNS FILTER ARCHITECTURE
    KRISHNAN, R
    TWENTY-THIRD ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2: CONFERENCE RECORD, 1989, : 878 - 882
  • [25] RECONFIGURABLE ARCHITECTURE FOR FIR FILTER WITH LOW POWER CONSUMPTION
    Jayasudha, N.
    Sathiya, K. G.
    2013 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2013, : 1244 - 1249
  • [26] Hybrid multiplierless FIR filter architecture based on NEDA
    Tecpanecatl-Xihuitl, J. Luis
    Aguilar-Ponce, Ruth M.
    Bayoumi, Magdy
    VLSI-SOC 2007: PROCEEDINGS OF THE 2007 IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION, 2007, : 316 - 319
  • [27] Architecture of a programmable FIR filter co-processor
    Gay-Bellile, O
    Dujardin, E
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : D433 - D436
  • [28] AN EFFICIENT BIT-SERIAL FIR FILTER ARCHITECTURE
    LIM, YC
    EVANS, JB
    LIU, B
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 1995, 14 (05) : 639 - 651
  • [29] Area and delay efficient RNS-based FIR filter design using fast multipliers
    Balaji M.
    Padmaja N.
    Measurement: Sensors, 2024, 31
  • [30] A new approach to elliptic curve cryptography: An RNS architecture
    Schinianakis, D. M.
    Kakarountas, A. P.
    Stouraitis, T.
    CIRCUITS AND SYSTEMS FOR SIGNAL PROCESSING , INFORMATION AND COMMUNICATION TECHNOLOGIES, AND POWER SOURCES AND SYSTEMS, VOL 1 AND 2, PROCEEDINGS, 2006, : 1241 - 1245
12345