Localized Tunneling Phenomena of Nanometer Scaled High-K Gate-Stack

被引:5
|
作者
Lin, Po-Jui Jerry [1 ]
Lee, Che-An Andy [2 ]
Yao, Chih-Wei Kira [1 ]
Lin, Hsin-Jyun Vincent [2 ]
Watanabe, Hiroshi [2 ]
机构
[1] Natl Chiao Tung Univ, Inst Commun Engn, Hsinchu 30010, Taiwan
[2] Natl Chiao Tung Univ, Dept Elect & Comp Engn, Hsinchu 30010, Taiwan
关键词
Coulomb energy variation; high-K dielectrics; random telegraph noise (RTN); single electron; trap-assisted tunneling (TAT); INTERFACIAL LAYER; DIELECTRICS; KAPPA; ISSUES;
D O I
10.1109/TED.2017.2713322
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The 3-D simulator, which is capable of sensing potential change due to single electron's movement via a local trap inside the high-K gate-stacking block, is developed. Then, we carefully investigate how the electron's movement effects on the reliabilities of high-K gate-stack far beyond 10-nm generations. The simulation result shows that the potential change caused by a single electron's charge is about a few hundered millivolts inside the high-K gate-stacking block. By this result, random telegraph noise (RTN) and trap-assisted tunneling (TAT) are carefully investigated with respect to various applied biases, interface suboxide layer thicknesses, and the dielectric constant of high-K dielectrics (K). We also take into account the Coulomb blockade of a local trap, and then obtain several phase diagrams for distinguishing RTN and TAT under various conditions. It is then found that K = 30 can most effectively suppress the gate leakage current.
引用
收藏
页码:3077 / 3083
页数:7
相关论文
共 50 条
  • [21] Gate current modeling of high-k stack nanoscale MOSFETs
    Wang, Wei
    Gu, Ning
    Sun, J. P.
    Mazumder, P.
    SOLID-STATE ELECTRONICS, 2006, 50 (9-10) : 1489 - 1494
  • [22] Gate stack preparation with high-k materials in a cluster tool
    De Gendt, S
    Heyns, M
    Conard, T
    Nohira, H
    Richard, O
    Vandervorst, W
    Caymax, M
    Maes, JW
    Tuominen, M
    Bajolet, P
    2001 IEEE INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, CONFERENCE PROCEEDINGS, 2001, : 395 - 398
  • [23] Two Dimensional Model for Threshold Voltage Roll-off of Short Channel High-k Gate-Stack Double-Gate (DG) MOSFETs
    Goel, Ekta
    Kumar, Sanjay
    Rawat, Gopal
    Kumar, Mirgender
    Dubey, Sarvesh
    Jit, S.
    PHYSICS OF SEMICONDUCTOR DEVICES, 2014, : 193 - 196
  • [24] High-k gate stacks for planar, scaled CMOS integrated circuits
    Huff, HR
    Hou, A
    Lim, C
    Kim, Y
    Barnett, J
    Bersuker, G
    Brown, GA
    Young, CD
    Zeitzoff, PM
    Gutt, J
    Lysaght, P
    Gardner, MI
    Murto, RW
    MICROELECTRONIC ENGINEERING, 2003, 69 (2-4) : 152 - 167
  • [25] Impact of Lanthanum-Induced Dipoles on the Tunneling and Dielectric Properties of Gate-Stack
    Xu, Zhongshan
    Zhao, Guo-Dong
    Ding, Rongzheng
    Zhao, Yage
    Xie, Qing
    Lv, Yudong
    Chen, Mingyan
    Zhu, Xiaona
    Yu, Shaofeng
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (04) : 1589 - 1594
  • [26] High-K gate stack breakdown statistics modeled by correlated interfacial layer and high-k breakdown path
    Ribes, G.
    Mora, P.
    Monsieur, F.
    Rafik, M.
    Guarin, F.
    Yang, G.
    Roy, D.
    Chang, W. L.
    Stathis, J.
    2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2010, : 364 - 368
  • [27] On the Gate-Stack Origin Threshold Voltage Variability in Scaled FinFETs and Multi-FinFETs
    Liu, Y. X.
    Endo, K.
    O'uchi, S.
    Kamei, T.
    Tsukada, J.
    Yamauchi, H.
    Ishikawa, Y.
    Hayashida, T.
    Sakamoto, K.
    Matsukawa, T.
    Ogura, A.
    Masahara, M.
    2010 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2010, : 101 - +
  • [28] Mechanism of charge trapping reduction in scaled high-k gate stacks
    Bersuker, G
    Lee, BH
    Huff, HR
    Gavartin, J
    Shluger, A
    DEFECTS IN HIGH-K GATE DIELECTRIC STACKS: NANO-ELECTRONIC SEMICONDUCTOR DEVICES, 2006, 220 : 227 - +
  • [29] Single metal/dual high-k gate stack with low Vth and precise gate profile control for highly manufacturable aggressively scaled CMISFETs
    Mise, N.
    Morooka, T.
    Eimori, T.
    Kamiyarna, S.
    Murayama, K.
    Sato, M.
    Ono, T.
    Nara, Y.
    Ohji, Y.
    2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 527 - +
  • [30] Reliability of High-k Gate Stack on Transparent Gate Recessed Channel (TGRC) MOSFET
    Kumar, Ajay
    Kaur, Divya
    Tripathi, M. M.
    Chaujar, Rishu
    2017 INTERNATIONAL CONFERENCE ON MICROELECTRONIC DEVICES, CIRCUITS AND SYSTEMS (ICMDCS), 2017,