Localized Tunneling Phenomena of Nanometer Scaled High-K Gate-Stack

被引:5
|
作者
Lin, Po-Jui Jerry [1 ]
Lee, Che-An Andy [2 ]
Yao, Chih-Wei Kira [1 ]
Lin, Hsin-Jyun Vincent [2 ]
Watanabe, Hiroshi [2 ]
机构
[1] Natl Chiao Tung Univ, Inst Commun Engn, Hsinchu 30010, Taiwan
[2] Natl Chiao Tung Univ, Dept Elect & Comp Engn, Hsinchu 30010, Taiwan
关键词
Coulomb energy variation; high-K dielectrics; random telegraph noise (RTN); single electron; trap-assisted tunneling (TAT); INTERFACIAL LAYER; DIELECTRICS; KAPPA; ISSUES;
D O I
10.1109/TED.2017.2713322
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The 3-D simulator, which is capable of sensing potential change due to single electron's movement via a local trap inside the high-K gate-stacking block, is developed. Then, we carefully investigate how the electron's movement effects on the reliabilities of high-K gate-stack far beyond 10-nm generations. The simulation result shows that the potential change caused by a single electron's charge is about a few hundered millivolts inside the high-K gate-stacking block. By this result, random telegraph noise (RTN) and trap-assisted tunneling (TAT) are carefully investigated with respect to various applied biases, interface suboxide layer thicknesses, and the dielectric constant of high-K dielectrics (K). We also take into account the Coulomb blockade of a local trap, and then obtain several phase diagrams for distinguishing RTN and TAT under various conditions. It is then found that K = 30 can most effectively suppress the gate leakage current.
引用
收藏
页码:3077 / 3083
页数:7
相关论文
共 50 条
  • [31] Gate-first high-k/metal gate stack for advanced CMOS technology
    Nara, Y.
    Mise, N.
    Kadoshima, M.
    Morooka, T.
    Kamiyama, S.
    Matsuki, T.
    Sato, M.
    Ono, T.
    Aoyama, T.
    Eimori, T.
    Ohji, Y.
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1241 - 1243
  • [32] Effects of surface preparation on high-k gate stack device performance
    Moumen, N
    Barnett, J
    Murto, RW
    Gardner, M
    Lee, YH
    Peterson, J
    Bersuker, G
    Huff, HR
    PHYSICS AND TECHNOLOGY OF HIGH-K GATE DIELECTRICS II, 2004, 2003 (22): : 59 - 70
  • [33] High-k Gate Stack: Improved Reliability Through Process Clustering
    Graoui, H.
    Hung, S.
    Kanan, B.
    Curtis, R.
    Bevan, M.
    Liu, P.
    Noori, A.
    Chu, D.
    McDougall, B.
    Ni, C.
    Chan, O.
    Date, L.
    Borniquel, J.
    Swenberg, J.
    Mahajani, M.
    ATOMIC LAYER DEPOSITION APPLICATIONS 6, 2010, 33 (02): : 403 - 409
  • [34] Effect of substrate hot carrier stress on high-k gate stack
    Park, Hokyung
    Bersuker, Gennadi
    Kang, Chang Yong
    Young, Chadwin
    Tseng, Hsing-Huang
    Jammy, Raj
    2008 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 2008, : 44 - 47
  • [35] Investigation of Gate Etch Damage at Metal/High-k Gate Dielectric Stack Through Random Telegraph Noise in Gate Edge Direct Tunneling Current
    Cho, Heung-Jae
    Son, Younghwan
    Oh, Byoungchan
    Jang, Seunghyun
    Lee, Jong-Ho
    Park, Byung-Gook
    Shin, Hyungcheol
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (04) : 569 - 571
  • [36] Suppression of interfacial layer in high-K gate stack with crystalline high-K dielectric and AlN buffer layer structure
    Wang, Wei-Cheng
    Tsai, Meng-Chen
    Lin, Yi-Ping
    Tsai, Yi-Jen
    Lin, Hsin-Chih
    Chen, Miin-Jang
    MATERIALS CHEMISTRY AND PHYSICS, 2016, 184 : 291 - 297
  • [37] A New Method for Enhancing High-k/Metal-Gate Stack Performance and Reliability for High-k Last Integration
    Yew, K. S.
    Ang, D. S.
    Tang, L. J.
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (02) : 295 - 297
  • [38] Capacitance behavior of nanometer FD SOICMOS devices with HfO2 high-K gate dielectric considering gate tunneling leakage current
    Kuo, J. B.
    Lin, C. H.
    2006 25TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2006, : 61 - +
  • [39] Impact of High-K Gate Stack on Subthreshold Performance of Double-Gate (DG) MOSFETs
    Ekta Goel
    Silicon, 2022, 14 : 11539 - 11544
  • [40] Impact of High-K Gate Stack on Subthreshold Performance of Double-Gate (DG) MOSFETs
    Goel, Ekta
    SILICON, 2022, 14 (17) : 11539 - 11544