Localized Tunneling Phenomena of Nanometer Scaled High-K Gate-Stack

被引:5
|
作者
Lin, Po-Jui Jerry [1 ]
Lee, Che-An Andy [2 ]
Yao, Chih-Wei Kira [1 ]
Lin, Hsin-Jyun Vincent [2 ]
Watanabe, Hiroshi [2 ]
机构
[1] Natl Chiao Tung Univ, Inst Commun Engn, Hsinchu 30010, Taiwan
[2] Natl Chiao Tung Univ, Dept Elect & Comp Engn, Hsinchu 30010, Taiwan
关键词
Coulomb energy variation; high-K dielectrics; random telegraph noise (RTN); single electron; trap-assisted tunneling (TAT); INTERFACIAL LAYER; DIELECTRICS; KAPPA; ISSUES;
D O I
10.1109/TED.2017.2713322
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The 3-D simulator, which is capable of sensing potential change due to single electron's movement via a local trap inside the high-K gate-stacking block, is developed. Then, we carefully investigate how the electron's movement effects on the reliabilities of high-K gate-stack far beyond 10-nm generations. The simulation result shows that the potential change caused by a single electron's charge is about a few hundered millivolts inside the high-K gate-stacking block. By this result, random telegraph noise (RTN) and trap-assisted tunneling (TAT) are carefully investigated with respect to various applied biases, interface suboxide layer thicknesses, and the dielectric constant of high-K dielectrics (K). We also take into account the Coulomb blockade of a local trap, and then obtain several phase diagrams for distinguishing RTN and TAT under various conditions. It is then found that K = 30 can most effectively suppress the gate leakage current.
引用
收藏
页码:3077 / 3083
页数:7
相关论文
共 50 条
  • [11] Interface Engineering for High-k/Ge Gate Stack
    Xie, Ruilong
    Zhu, Chunxiang
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1244 - 1247
  • [12] CMOS integration issues with high-k gate stack
    Kwong, DL
    IPFA 2004: PROCEEDINGS OF THE 11TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2004, : 17 - 20
  • [14] Analog/RF performance analysis of channel engineered high-K gate-stack based junctionless Trigate-FinFET
    Tayal, Shubham
    Nandi, Ashutosh
    SUPERLATTICES AND MICROSTRUCTURES, 2017, 112 : 287 - 295
  • [15] Soft breakdown phenomena in high-K gate dielectrics
    Satake, H
    PHYSICS AND TECHNOLOGY OF HIGH-K GATE DIELECTRICS II, 2004, 2003 (22): : 307 - 318
  • [16] Process and manufacturing challenges for high-K gate stack systems
    Gilmer, MC
    Luo, TY
    Huff, HR
    Jackson, MD
    Kim, S
    Bersuker, G
    Zeitzoff, P
    Vishnubhotla, L
    Brown, GA
    Amos, R
    Brady, D
    Watt, VHC
    Gale, G
    Guan, J
    Nguyen, B
    Williamson, G
    Lysaght, P
    Torres, K
    Geyling, F
    Gondran, CFH
    Fair, JA
    Schulberg, MT
    Tamagawa, T
    ULTRATHIN SIO2 AND HIGH-K MATERIALS FOR ULSI GATE DIELECTRICS, 1999, 567 : 323 - 341
  • [17] High-k gate stack on germanium substrate with fluorine incorporation
    Xie, Ruilong
    Yu, Mingbin
    Lai, Mei Ying
    Chan, Lap
    Zhu, Chunxiang
    APPLIED PHYSICS LETTERS, 2008, 92 (16)
  • [18] Development and Characterization of High-k Gate Stack for Ge MOSFETs
    Xie, Ruilong
    Zhu, Chunxiang
    SILICON NITRIDE, SILICON DIOXIDE, AND EMERGING DIELECTRICS 10, 2009, 19 (02): : 537 - 561
  • [19] Silicon nanowire NVM with high-k gate dielectric stack
    Zhu, Xiaoxiao
    Gu, D.
    Li, Qiliang
    Ioannou, D. E.
    Baumgart, H.
    Suehle, J. S.
    Richter, C. A.
    MICROELECTRONIC ENGINEERING, 2009, 86 (7-9) : 1957 - 1960
  • [20] Interdiffusion studies of high-k gate dielectric stack constituents
    Sivasubramiani, P
    Quevedo-Lopez, MA
    Lee, TH
    Kim, MJ
    Gnade, BE
    Wallace, RM
    DEFECTS IN HIGH-K GATE DIELECTRIC STACKS: NANO-ELECTRONIC SEMICONDUCTOR DEVICES, 2006, 220 : 135 - +