Gate stack preparation with high-k materials in a cluster tool

被引:4
|
作者
De Gendt, S [1 ]
Heyns, M [1 ]
Conard, T [1 ]
Nohira, H [1 ]
Richard, O [1 ]
Vandervorst, W [1 ]
Caymax, M [1 ]
Maes, JW [1 ]
Tuominen, M [1 ]
Bajolet, P [1 ]
机构
[1] IMEC VZW, Louvain, Belgium
关键词
D O I
10.1109/ISSM.2001.962998
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Oxide layers of metals such as Zr and Al are possible candidates to replace SiO2 as gate dielectric for sub-1 nm EOT (Equivalent Oxide Thickness). We discuss the use of a cluster tool featuring pre-cleaning, surface treatment, metal oxide deposition and electrode deposition modules. Contamination is found to be well within specifications. Throughput is reasonable and wc indicate ways how to further improve it. We describe briefly the four modules, and give first process results. An EOT of 0.77 nm measured in a capacitor with a combined Al2O3, and ZrO2 layer is presented. We discuss the importance of a cluster tool for this application based on those process results.
引用
收藏
页码:395 / 398
页数:4
相关论文
共 50 条
  • [1] High-K dielectrics for the gate stack
    Locquet, Jean-Pierre
    Marchiori, Chiara
    Sousa, Maryline
    Fompeyrine, Jean
    Seo, Jin Won
    Journal of Applied Physics, 2006, 100 (05):
  • [2] High-K dielectrics for the gate stack
    Locquet, Jean-Pierre
    Marchiori, Chiara
    Sousa, Maryline
    Fompeyrine, Jean
    Seo, Jin Won
    JOURNAL OF APPLIED PHYSICS, 2006, 100 (05)
  • [3] Effects of surface preparation on high-k gate stack device performance
    Moumen, N
    Barnett, J
    Murto, RW
    Gardner, M
    Lee, YH
    Peterson, J
    Bersuker, G
    Huff, HR
    PHYSICS AND TECHNOLOGY OF HIGH-K GATE DIELECTRICS II, 2004, 2003 (22): : 59 - 70
  • [4] Probing local coordination environments in high-k materials for gate stack applications
    McComb, DW
    Craven, AJ
    Hamilton, DA
    MacKenzie, M
    APPLIED PHYSICS LETTERS, 2004, 84 (22) : 4523 - 4525
  • [5] Interface Engineering for High-k/Ge Gate Stack
    Xie, Ruilong
    Zhu, Chunxiang
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1244 - 1247
  • [6] CMOS integration issues with high-k gate stack
    Kwong, DL
    IPFA 2004: PROCEEDINGS OF THE 11TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2004, : 17 - 20
  • [8] High-k gate stack on germanium substrate with fluorine incorporation
    Xie, Ruilong
    Yu, Mingbin
    Lai, Mei Ying
    Chan, Lap
    Zhu, Chunxiang
    APPLIED PHYSICS LETTERS, 2008, 92 (16)
  • [9] Process and manufacturing challenges for high-K gate stack systems
    Gilmer, MC
    Luo, TY
    Huff, HR
    Jackson, MD
    Kim, S
    Bersuker, G
    Zeitzoff, P
    Vishnubhotla, L
    Brown, GA
    Amos, R
    Brady, D
    Watt, VHC
    Gale, G
    Guan, J
    Nguyen, B
    Williamson, G
    Lysaght, P
    Torres, K
    Geyling, F
    Gondran, CFH
    Fair, JA
    Schulberg, MT
    Tamagawa, T
    ULTRATHIN SIO2 AND HIGH-K MATERIALS FOR ULSI GATE DIELECTRICS, 1999, 567 : 323 - 341
  • [10] Development and Characterization of High-k Gate Stack for Ge MOSFETs
    Xie, Ruilong
    Zhu, Chunxiang
    SILICON NITRIDE, SILICON DIOXIDE, AND EMERGING DIELECTRICS 10, 2009, 19 (02): : 537 - 561