Low Power 14T Hybrid Full Adder Cell

被引：0

作者：

Sugandha, Chauhan ^{[1
]}

Tripti, Sharma ^{[1
]}

机构：

[1] Chandigarh Univ Gharuan, Dept Elect & Commun Engn, Mohali, Punjab, India

来源：

PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON FRONTIERS IN INTELLIGENT COMPUTING: THEORY AND APPLICATIONS, (FICTA 2016), VOL 2 | 2017年 / 516卷

关键词：

Power consumption; Delay; Parasitic capacitance; Area; Power-delay product; CMOS; DESIGN; LOGIC;

D O I：

10.1007/978-981-10-3156-4_15

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

The performance of the adder entirely influenced by the performance of its basic modules. In this paper, a new hybrid 1-bit 14 transistor full adder design is proposed. The proposed circuit has been implemented using pass gate as well as CMOS logic hence named hybrid. The main design objective for this circuit is low power consumption and full voltage swing at a low supply voltage. As a result the proposed adder cell remarkably improves the power consumption, power-delay product and has less parasitic capacitance when compared to the 16T design. It also improves layout area by 7-8 % than its peer design. All simulations are performed at 90 & 45 nm process technology on Synopsys tool.

引用

页码：151 / 160

页数：10

共 50 条

[41] A Novel Low Power, High Speed 14 Transistor CMOS Full Adder Cell with 50% Improvement in Threshold Loss Problem
Vigneswaran, T.
Mukundhan, B.
Reddy, P. Subbarami
PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY, VOL 13, 2006, 13 : 81 - 85
[42] A low-power bootstrapped CMOS full adder
Hernández, MA
Aranda, ML
2005 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL & ELECTRONICS ENGINEERING (ICEEE), 2005, : 243 - 246
[43] A Low Power Gate Level Full Adder Module
Balasubramanian, Padmanabhan
Mastorakis, Nikos E.
PROCEEDINGS OF THE 3RD INT CONF ON APPLIED MATHEMATICS, CIRCUITS, SYSTEMS, AND SIGNALS/PROCEEDINGS OF THE 3RD INT CONF ON CIRCUITS, SYSTEMS AND SIGNALS, 2009, : 246 - +
[44] High Speed, Low Power 8T Full Adder Cell with 45% Improvement in Threshold Loss Problem
Sharma, Tripti
Singh, B. P.
Sharma, K. G.
Arora, Neha
RECENT ADVANCES IN NETWORKING, VLSI AND SIGNAL PROCESSING, 2010, : 272 - +
[45] Design of High performance and Low Power 16T Full Adder Cell for Sub-threshold Technology
Pakniyat, Ebrahim
Talebiyan, Seyyed Reza
Morad, Milad Jalalian Abbasi
SECOND INTERNATIONAL CONGRESS ON TECHNOLOGY, COMMUNICATION AND KNOWLEDGE (ICTCK 2015), 2015, : 79 - 85
[46] Energy Efficient Low Power High Speed Full adder design using Hybrid Logic
Theja, M. Nikhil
Balakumaran, T.
PROCEEDINGS OF IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2016), 2016,
[47] A low-power high-speed hybrid CMOS full adder for embedded system
Tung, Chiou-Kou
Hung, Yu-Cherng
Shieh, Shao-Hui
Huang, Guo-Shing
PROCEEDINGS OF THE 2007 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2007, : 199 - +
[48] Design of 10T full adder cell for ultralow-power applications
Dokania, Vishesh
Verma, Richa
Guduri, Manisha
Islam, Aminul
AIN SHAMS ENGINEERING JOURNAL, 2018, 9 (04) : 2363 - 2372
[49] Power Delay Product Optimized Hybrid Full Adder Circuits
Rashid, M.
Muhtaroglu, A.
2017 INTERNATIONAL ARTIFICIAL INTELLIGENCE AND DATA PROCESSING SYMPOSIUM (IDAP), 2017,
[50] A low-power pseudo-dynamic full adder cell for image addition
Sadeghi, Ayoub
Shiri, Nabiollah
Rafiee, Mahmood
Rahimi, Parisa
COMPUTERS & ELECTRICAL ENGINEERING, 2020, 87

← 1 2 3 4 5 →