Cost-efficient partially-parallel irregular LDPC decoder with Message Passing schedule

被引：0

作者：

Li, Xing ^{[1
]}

Abe, Yuta ^{[1
]}

Shimizu, Kazunori ^{[1
]}

Qiu, Zhen ^{[1
]}

Ikenaga, Takeshi ^{[1
]}

Goto, Satoshi ^{[1
]}

机构：

[1] Waseda Univ, Grad Sch Informat Prod & Syst, Wakamatsu Ku, Fukuoka 8080135, Japan

来源：

2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2 | 2007年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper proposes an improved Message Passing schedule for irregular LDPC decoder. Redundant memory accesses and column operations are removed by utilizing the characteristics of partial-parallel irregular LDPC decoding algorithm. As a result, the memory access frequency and hardware cost are efficiently reduced. According to the experimental results and comparison with existing work, proposed decoder provides a 30% hardware area reduction and a 36% power consumption saving with the same error correcting performance.

引用

页码：508 / 511

页数：4

共 50 条

[21] Fully parallel FPGA decoder for irregular LDPC codes
Broulim, Jan
Broulim, Pavel
Moldaschl, Jan
Georgiev, Vjaceslav
Salom, Radek
2015 23RD TELECOMMUNICATIONS FORUM TELFOR (TELFOR), 2015, : 309 - 312
[22] A high throughput LDPC decoder design based on novel delta-value message-passing schedule
Graduate School of Information, Production and Systems, Waseda University, Japan
不详
IPSJ Trans. Syst. LSI Des. Methodol., (122-130):
[23] The Serial Message-passing Schedule for LDPC Decoding Algorithms
Liu, Mingshan
Liu, Shanshan
Zhou, Yuan
Jiang, Xue
SEVENTH INTERNATIONAL CONFERENCE ON GRAPHIC AND IMAGE PROCESSING (ICGIP 2015), 2015, 9817
[24] Memory-efficient accelerating schedule for LDPC decoder
Shimizu, Kazunori
Togawa, Nozonm
Ikenaga, Takeshi
Goto, Satoshi
2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1317 - +
[25] A memory efficient partially parallel decoder architecture for quasi-cyclic LDPC codes
Wang, Zhongfeng
Cui, Zhiqiang
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (04) : 483 - 488
[26] A Fully-Unrolled LDPC Decoder Based on Quantized Message Passing
Balatsoukas-Stimming, Alexios
Meidlinger, Michael
Ghanaatian, Reza
Matz, Gerald
Burg, Andreas
2015 IEEE INTERNATIONAL WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS 2015), 2015,
[27] A Cost-Efficient LDPC Decoder for DVB-S2 with the Solution to Address Conflict Issue
Ying, Yan
Bao, Dan
Yu, Zhiyi
Zeng, Xiaoyang
Chen, Yun
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2010, E93A (08) : 1415 - 1424
[28] A New Partially-Parallel VLSI-Architecture of Quasi-Cyclic LDPC Decoder for 5G New-Radio
Verma, Anuj
Shrestha, Rahul
2020 33RD INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2020 19TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2020, : 1 - 6
[29] Design and Decoding of Irregular LDPC Codes Based on Discrete Message Passing
Meidlinger, Michael
Matz, Gerald
Burg, Andreas
IEEE TRANSACTIONS ON COMMUNICATIONS, 2020, 68 (03) : 1329 - 1343
[30] Quaternary-Binary Message-Passing Decoder for Quantum LDPC Codes
Chytas, Dimitris
Raveendran, Nithin
Pradhan, Asit Kumar
Vasic, Bane
IEEE CONFERENCE ON GLOBAL COMMUNICATIONS, GLOBECOM, 2023, : 1393 - 1398

← 1 2 3 4 5 →