Cost-efficient partially-parallel irregular LDPC decoder with Message Passing schedule

被引：0

作者：

Li, Xing ^{[1
]}

Abe, Yuta ^{[1
]}

Shimizu, Kazunori ^{[1
]}

Qiu, Zhen ^{[1
]}

Ikenaga, Takeshi ^{[1
]}

Goto, Satoshi ^{[1
]}

机构：

[1] Waseda Univ, Grad Sch Informat Prod & Syst, Wakamatsu Ku, Fukuoka 8080135, Japan

来源：

2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2 | 2007年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper proposes an improved Message Passing schedule for irregular LDPC decoder. Redundant memory accesses and column operations are removed by utilizing the characteristics of partial-parallel irregular LDPC decoding algorithm. As a result, the memory access frequency and hardware cost are efficiently reduced. According to the experimental results and comparison with existing work, proposed decoder provides a 30% hardware area reduction and a 36% power consumption saving with the same error correcting performance.

引用

页码：508 / 511

页数：4

共 50 条

[31] Design of Binary LDPC Codes With Parallel Vector Message Passing
Liu, Xingcheng
Xiong, Feng
Wang, Zhongfeng
Liang, Shuo
IEEE TRANSACTIONS ON COMMUNICATIONS, 2018, 66 (04) : 1363 - 1375
[32] Fpga implementation of a LDPC decoder using a reduced complexity message passing algorithm
Chandrasetty V.A.
Aziz S.M.
Journal of Networks, 2011, 6 (01) : 36 - 45
[33] Efficient serial message-passing schedules for LDPC decoding
Sharon, Eran
Litsyn, Simon
Goldberger, Jacob
IEEE TRANSACTIONS ON INFORMATION THEORY, 2007, 53 (11) : 4076 - 4091
[34] Message Passing Decoder with Decoding on Zigzag Cycles for Non-binary LDPC Codes
Nozaki, Takayuki
Kasai, Kenta
Sakaniwa, Kohichi
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2014, E97A (04): : 975 - 984
[35] Scheduling algorithm for partially parallel architecture of LDPC decoder by matrix permutation
Park, IC
Kang, SH
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5778 - 5781
[36] Efficient Message Passing Scheduling for Terminated LDPC Convolutional Codes
Lentmaier, Michael
Prenda, Maria Mellado
Fettweis, Gerhard P.
2011 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY PROCEEDINGS (ISIT), 2011,
[37] High-performance scheduling algorithm for partially parallel LDPC decoder
Zhan, Cheng Zhou
Shih, Xin-Yu
Wu, An-Yeu Andy
2008 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING, VOLS 1-12, 2008, : 3177 - +
[38] Overlapped Message Passing Technique with Resource Sharing for High Speed CMMB LDPC Decoder
Park, Joo-Yul
Chung, Ki-Seok
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2011, 57 (04) : 1564 - 1570
[39] An Efficient Fully Parallel Decoder Architecture for Nonbinary LDPC Codes
Lin, Jun
Yan, Zhiyuan
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (12) : 2649 - 2660
[40] Interlaced Column-Row Message-Passing Schedule for Decoding LDPC Codes
Usman, Saleh
Mansour, Mohammad M.
Chehab, Ali
2016 IEEE GLOBAL COMMUNICATIONS CONFERENCE (GLOBECOM), 2016,

← 1 2 3 4 5 →