Cost-efficient partially-parallel irregular LDPC decoder with Message Passing schedule

被引：0

作者：

Li, Xing ^{[1
]}

Abe, Yuta ^{[1
]}

Shimizu, Kazunori ^{[1
]}

Qiu, Zhen ^{[1
]}

Ikenaga, Takeshi ^{[1
]}

Goto, Satoshi ^{[1
]}

机构：

[1] Waseda Univ, Grad Sch Informat Prod & Syst, Wakamatsu Ku, Fukuoka 8080135, Japan

来源：

2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2 | 2007年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper proposes an improved Message Passing schedule for irregular LDPC decoder. Redundant memory accesses and column operations are removed by utilizing the characteristics of partial-parallel irregular LDPC decoding algorithm. As a result, the memory access frequency and hardware cost are efficiently reduced. According to the experimental results and comparison with existing work, proposed decoder provides a 30% hardware area reduction and a 36% power consumption saving with the same error correcting performance.

引用

页码：508 / 511

页数：4

共 50 条

[41] An Improved Message Passing Schedule of BP-Based Decoding Algorithm for LDPC Codes
Dong, Jingru
Yin, Hang
Wang, Sijia
2016 IEEE INTERNATIONAL CONFERENCE ON INTERNET OF THINGS (ITHINGS) AND IEEE GREEN COMPUTING AND COMMUNICATIONS (GREENCOM) AND IEEE CYBER, PHYSICAL AND SOCIAL COMPUTING (CPSCOM) AND IEEE SMART DATA (SMARTDATA), 2016, : 480 - 484
[42] An Efficient VLSI Architecture for Nonbinary LDPC Decoder with Adaptive Message Control
Suganya, S.
Saranya, C.
2014 INTERNATIONAL CONFERENCE ON GREEN COMPUTING COMMUNICATION AND ELECTRICAL ENGINEERING (ICGCCEE), 2014,
[43] Multi-mode message passing switch networks applied for QC-LDPC decoder
Liu, Chih-Hao
Lin, Chien-Ching
Chang, Hsie-Chia
Lee, Chen-Yi
Hsu, Yarsun
PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 752 - +
[44] High Speed LDPC Decoder Design Based on General Overlapped Message-Passing Architecture
Lin, Baihong
Li, Qi
Pei, Yukui
Yin, Liuguo
Lu, Jianhua
2014 SIXTH INTERNATIONAL CONFERENCE ON UBIQUITOUS AND FUTURE NETWORKS (ICUFN 2014), 2014, : 454 - 459
[45] High-Efficient Nonbinary LDPC Decoder with Early Layer Decoding Schedule
Thang Xuan Pham
Lee, Hanho
2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
[46] A 588-Gb/s LDPC Decoder Based on Finite-Alphabet Message Passing
Ghanaatian, Reza
Balatsoukas-Stimming, Alexios
Mueller, Thomas Christoph
Meidlinger, Michael
Matz, Gerald
Teman, Adam
Burg, Andreas
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (02) : 329 - 340
[47] A Cost efficient LDPC decoder for DVB-S2
Ying, Yan
Bo, Dan
Huang, Shuangqu
Xiang, Bo
Chen, Yun
Zeng, Xiaoyang
2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 1007 - 1010
[48] Parallel-Implemented Message Passing Algorithm for SCMA Decoder based on GPGPU
Qi, Yunfeng
Wu, Gang
Hu, Su
Gao, Yuan
2017 9TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS AND SIGNAL PROCESSING (WCSP), 2017,
[49] Efficient Layered Parallel Architecture and Application for Large Matrix LDPC Decoder
Wang, Jimin
Yang, Jiarui
Zhang, Guojie
Zeng, Xiaoyang
Chen, Yun
ELECTRONICS, 2023, 12 (18)
[50] A MULTI-LEVEL HIERARCHICAL QUASI-CYCLIC MATRIX FOR IMPLEMENTATION OF FLEXIBLE PARTIALLY-PARALLEL LDPC DECODERS
Chandrasetty, Vikram Arkalgud
Aziz, Syed Mahfuzul
2011 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO (ICME), 2011,

← 1 2 3 4 5 →