A Cost-Efficient LDPC Decoder for DVB-S2 with the Solution to Address Conflict Issue

被引：3

作者：

Ying, Yan ^{[1
]}

Bao, Dan ^{[1
]}

Yu, Zhiyi ^{[1
]}

Zeng, Xiaoyang ^{[1
]}

Chen, Yun ^{[1
]}

机构：

[1] Fudan Univ, State Key Lab ASIC & Syst, Dept Microelect, Shansghai 201203, Peoples R China

来源：

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES | 2010年 / E93A卷 / 08期

关键词：

Normalized Min-Sum; TDMP; address conflict; dual line-scan; hardware reusing;

D O I：

10.1587/transfun.E93.A.1415

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, a cost-efficient LDPC decoder for DVB-S2 is presented. Based on the Normalized Min-Sum algorithm and the turbo-decoding message-passing (TDMP) algorithm, a dual line-scan scheduling is proposed to enable hardware reusing. Furthermore, we present the solution to the address conflict issue caused by the characteristic of the parity-check matrix defined by DVB-S2 LDPC codes. Based on SMIC 0.13 mu m standard CMOS process, the LDPC decoder has an area of 12.51 mm(2). The required operating frequency to meet the throughput requirement of 135 Mbps with maximum iteration number of 30 is 105 MHz. Compared with the latest published DVB-S2 LDPC decoder, the proposed decoder reduces area cost by 34%.

引用

页码：1415 / 1424

页数：10

共 50 条

[1] A Cost efficient LDPC decoder for DVB-S2
Ying, Yan
Bo, Dan
Huang, Shuangqu
Xiang, Bo
Chen, Yun
Zeng, Xiaoyang
2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 1007 - 1010
[2] Low cost LDPC decoder for DVB-S2
Dielissen, John
Hekstra, Andries
Berg, Vincent
2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1465 - +
[3] Efficient LDPC Decoder Implementation for DVB-S2 System
Tsai, Chung-Jin
Chen, Mu-Chung
2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), 2010, : 37 - 40
[4] A Novel LDPC Decoder for DVB-S2 IP
Mueller, Stefan
Schreger, Manuel
Kabutz, Marten
Alles, Matthias
Kienle, Frank
Wehn, Norbert
DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 1308 - +
[5] Design and implementation of LDPC decoder for DVB-S2
Gao, Wen
Ramaswamy, Kumar
Stewart, John
Global Mobile Congress 2005, 2005, : 79 - 83
[6] Low Complexity DVB-S2 LDPC Decoder
Zhang, Botao
Liu, Hengzhu
Chen, Xucan
Liu, Dongpei
Yi, Xiaofei
2009 IEEE VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-5, 2009, : 1609 - 1613
[7] A LDPC Decoder Based on Efficient Memory Design in DVB-S2 Standard
Dong, Kaijie
Chen, Jinshu
2020 INFORMATION COMMUNICATION TECHNOLOGIES CONFERENCE (ICTC), 2020, : 176 - 182
[8] Simplified LLR calculation for DVB-S2 LDPC decoder
Olivatto, Vanessa B.
Lopes, Renato R.
de Lima, Eduardo R.
2015 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION, NETWORKS AND SATELLITE (COMNESTAT), 2015, : 26 - 31
[9] High Throughput LDPC Decoder Architecture for DVB-S2
Kim, Tae Hun
Park, Tae Doo
Park, Gun Yeol
Kwon, Hae Chan
Jung, Ji Won
2013 FIFTH INTERNATIONAL CONFERENCE ON UBIQUITOUS AND FUTURE NETWORKS (ICUFN), 2013, : 430 - 434
[10] LDPC decoder architecture for DVB-S2 and DVB-S2X standards
Marchand, Cedric
Boutillon, Emmanuel
2015 IEEE INTERNATIONAL WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS 2015), 2015,

← 1 2 3 4 5 →