A Cost-Efficient LDPC Decoder for DVB-S2 with the Solution to Address Conflict Issue

被引：3

作者：

Ying, Yan ^{[1
]}

Bao, Dan ^{[1
]}

Yu, Zhiyi ^{[1
]}

Zeng, Xiaoyang ^{[1
]}

Chen, Yun ^{[1
]}

机构：

[1] Fudan Univ, State Key Lab ASIC & Syst, Dept Microelect, Shansghai 201203, Peoples R China

来源：

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES | 2010年 / E93A卷 / 08期

关键词：

Normalized Min-Sum; TDMP; address conflict; dual line-scan; hardware reusing;

D O I：

10.1587/transfun.E93.A.1415

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, a cost-efficient LDPC decoder for DVB-S2 is presented. Based on the Normalized Min-Sum algorithm and the turbo-decoding message-passing (TDMP) algorithm, a dual line-scan scheduling is proposed to enable hardware reusing. Furthermore, we present the solution to the address conflict issue caused by the characteristic of the parity-check matrix defined by DVB-S2 LDPC codes. Based on SMIC 0.13 mu m standard CMOS process, the LDPC decoder has an area of 12.51 mm(2). The required operating frequency to meet the throughput requirement of 135 Mbps with maximum iteration number of 30 is 105 MHz. Compared with the latest published DVB-S2 LDPC decoder, the proposed decoder reduces area cost by 34%.

引用

页码：1415 / 1424

页数：10

共 50 条

[21] A Novel Partially Parallel Architecture for High-throughput LDPC Decoder for DVB-S2
Kim, Seok-Min
Park, Chang-Soo
Hwang, Sun-Young
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2010, 56 (02) : 820 - 825
[22] Simplified Partially Parallel DVB-S2 LDPC Decoder Architectural Design Based on FPGA
Wang, Wenjing
Li, Lixin
Zhang, Huisheng
2014 IEEE/CIC INTERNATIONAL CONFERENCE ON COMMUNICATIONS IN CHINA (ICCC), 2014, : 314 - 318
[23] Efficient encoding architecture for LDPC code based on DVB-S2 standard
Lan Y.
Yang H.
Lin Y.
Yang, Haigang (yanghg@mail.ie.ac.cn), 1781, Science Press (38): : 1781 - 1787
[24] Design and implementation of LDPC codes for DVB-S2
Yadav, Manoj K.
Parhi, Keshab K.
2005 39th Asilomar Conference on Signals, Systems and Computers, Vols 1 and 2, 2005, : 723 - 728
[25] Alternative Good LDPC Codes for DVB-S2
Xiao, Yang
Kim, Kiseon
ICSP: 2008 9TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, VOLS 1-5, PROCEEDINGS, 2008, : 1960 - +
[26] HIGH-SPEED CONFLICT-FREE LAYERED LDPC DECODER FOR THE DVB-S2,-T2 AND-C2 STANDARDS
Marchand, C.
Conde-Canencia, L.
Boutillon, E.
2013 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2013, : 118 - 123
[27] Design of a High-throughput LDPC Decoder for DVB-S2 Using Local Memory Banks
Kim, Seong-Woon
Park, Chang-Soo
Hwang, Sun-Young
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2009, 55 (03) : 1045 - 1050
[28] An Area-efficient and degree-computationless BCH Decoder for DVB-S2
Chen, Zhou
Zhang, Yulong
Ying, Yan
Wu, Chuan
Zeng, Xiaoyang
2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 489 - +
[29] Modified Scaled Min Sum LDPC Decoder DVB-S2/S2X/T2
Tadros, Fady
Eisa, Saleh
Issa, Hanady H.
Shehata, Khaled
2018 30TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2018, : 172 - 175
[30] Analysis of Decoding Failures of DVB-S2 LDPC Codes
Sibel, J. -C.
Crussiere, M.
Helard, J. -F.
2014 IEEE 80TH VEHICULAR TECHNOLOGY CONFERENCE (VTC FALL), 2014,

← 1 2 3 4 5 →