A high throughput LDPC decoder design based on novel delta-value message-passing schedule

被引：0
|
作者：
Graduate School of Information, Production and Systems, Waseda University, Japan [1 ]
不详 [2 ]
机构：
来源：
IPSJ Trans. Syst. LSI Des. Methodol. | / 122-130期
关键词：
Compendex;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Throughput
引用
收藏
相关论文
共 50 条
  • [1] High throughput partially-parallel irregular LDPC decoder based on delta-value message-passing schedule
    Ji, Wen
    Li, Xing
    Ikenaga, Takeshi
    Goto, Satoshi
    2008 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 220 - 223
  • [2] A parallel LSI architecture for LDPC decoder improving message-passing schedule
    Shimizu, Kazunori
    Ishikawa, Tatsuyuki
    Togawa, Nozomu
    Ikenaga, Takeshi
    Gotot, Satoshi
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5099 - +
  • [3] High Speed LDPC Decoder Design Based on General Overlapped Message-Passing Architecture
    Lin, Baihong
    Li, Qi
    Pei, Yukui
    Yin, Liuguo
    Lu, Jianhua
    2014 SIXTH INTERNATIONAL CONFERENCE ON UBIQUITOUS AND FUTURE NETWORKS (ICUFN 2014), 2014, : 454 - 459
  • [4] Power-efficient LDPC decoder architecture based on accelerated message-passing schedule
    Shimizu, Kazunori
    Ishikawa, Tatsuyuki
    Togawa, Nozomu
    Ikenaga, Takeshi
    Goto, Satoshi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (12) : 3602 - 3612
  • [5] Partially-parallel LDPC decoder achieving high-efficiency message-passing schedule
    Shimizu, K
    Ishikawa, T
    Togawa, N
    Ikenaga, T
    Goto, S
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (04) : 969 - 978
  • [6] A differential binary message-passing LDPC decoder
    Mobini, Nastaran
    Banihashemi, Arnir H.
    Hemati, Saied
    GLOBECOM 2007: 2007 IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, VOLS 1-11, 2007, : 1561 - 1565
  • [7] A Differential Binary Message-Passing LDPC Decoder
    Mobini, Nastaran
    Banihashemi, Amir H.
    Hemati, Saied
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2009, 57 (09) : 2518 - 2523
  • [8] POWER EFFICIENT COLUMN OPERATION-BASED MESSAGE-PASSING SCHEDULE FOR REGULAR LDPC DECODER
    Kim, Eun Ji
    Lee, Myung Hun
    Sunwoo, Myung Hoon
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 532 - 535
  • [9] An efficient message-passing schedule for LDPC decoding
    Sharon, E
    Litsyn, S
    Goldberger, J
    2004 23RD IEEE CONVENTION OF ELECTRICAL AND ELECTRONICS ENGINEERS IN ISRAEL, PROCEEDINGS, 2004, : 223 - 226
  • [10] Efficient message passing architecture for high throughput LDPC decoder
    Cui, Zhiqiang
    Wang, Zhongfeng
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 917 - 920
12345