A 6-bit 1.6-GS/s Domino-SAR ADC in 55nm CMOS

被引：0
|
作者：
Chung, Yung-Hui [1 ]
Rih, Wei-Shu [1 ]
机构：
[1] Natl Taiwan Univ Sci & Technol, Dept Elect & Comp Engn, Taipei, Taiwan
来源：
PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017) | 2017年
关键词：
Analog-to-digital conversion (ADC); capacitor swapping; digital-to-analog conversion (DAC); domino; SAR;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a 6-bit 1.6-GS/s SAR ADC incorporating a domino-comparator architecture. The proposed domino-SAR architecture effectively speed up ADC operation. To further fasten the operating speed, a ping-pong operation is applied to achieve 1.6-GS/s. To against PVT variations, an adaptive sampler is proposed to adjust the allocated conversion time automatically. The ADC was implemented in 55nm LP CMOS. It consumes 5 mW from a 1.2-V supply. At Nyquist-rate, the simulated SNDR and SFDR are 35.4 and 52 dB respectively. Its ENOB is 5.6 bits, equivalent to a FOM of 64 fJ/conv.-step.
引用
收藏
页码：216 / 217
页数：2
相关论文
共 50 条
  • [31] A Process-Technology-Scaling-Tolerant Pipelined ADC Architecture Achieving 6-bit and 4 GS/s ADC in 45nm CMOS
    Chen, M. W.
    Carley, L. R.
    Ricketts, D. S.
    2014 IEEE 14TH TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS (SIRF), 2014, : 16 - 18
  • [32] A 130 nm CMOS 6-bit full Nyquist 3GS/s DAC
    Palmers, Pieter
    Wu, Xu
    Steyaert, Michiel
    2007 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 348 - 351
  • [33] A 1-GS/s 6-bit folding and interpolating ADC in 0.13-μm CMOS
    Lin, Li
    Ren, Junyan
    Zhu, Kai
    Ye, Fan
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2009, 58 (01) : 71 - 76
  • [34] A 6-Bit, 1.2-GS/s ADC with Wideband THA in 0.13-μm CMOS
    Chen, Bo-Wei
    Hsien, Szu-Kang
    Chiang, Cheng-Shiang
    Juang, Kai-Cheung
    2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 377 - 380
  • [35] A 4.1-mW 3.5-GS/s 6-Bit Time-Interleaved ADC in 40-nm CMOS
    Spagnolo, Annachiara
    Verbruggen, Bob
    Wambacq, Piet
    D'Amico, Stefano
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (07) : 466 - 470
  • [36] A 1-GS/s 6-bit folding and interpolating ADC in 0.13-μm CMOS
    Li Lin
    Junyan Ren
    Kai Zhu
    Fan Ye
    Analog Integrated Circuits and Signal Processing, 2009, 58 : 71 - 76
  • [37] A 12 bit 8 GS/s Time-Interleaved SAR ADC in 28 nm CMOS
    Linnhoff, Sebastian
    Buballa, Frowin
    Reinhold, Michael
    Gerfers, Friedel
    2020 27TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2020,
  • [38] A 1 GS/s 10bit SAR ADC with background calibration in 28 nm CMOS
    Qiu, Zheng
    Ouyang, Yudong
    Yang, Lijie
    Sun, Liqi
    MICROELECTRONICS JOURNAL, 2021, 114
  • [39] A 25-GS/s 6-bit time-interleaved SAR ADC with design-for-test memory in 40-nm low-leakage CMOS
    Zhao, Long
    Li, Bao
    Cheng, Yuhua
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2019, 106 (06) : 829 - 845
  • [40] A 6-Bit 1.5-GS/s SAR ADC With Smart Speculative Two-Tap Embedded DFE in 130-nm CMOS for Wireline Receiver Applications
    Mahmoudi, Azad
    Torkzadeh, Pooya
    Dousti, Massoud
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (05) : 871 - 882
12345