A 6-bit 1.6-GS/s Domino-SAR ADC in 55nm CMOS

被引：0
|
作者：
Chung, Yung-Hui [1 ]
Rih, Wei-Shu [1 ]
机构：
[1] Natl Taiwan Univ Sci & Technol, Dept Elect & Comp Engn, Taipei, Taiwan
来源：
PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017) | 2017年
关键词：
Analog-to-digital conversion (ADC); capacitor swapping; digital-to-analog conversion (DAC); domino; SAR;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a 6-bit 1.6-GS/s SAR ADC incorporating a domino-comparator architecture. The proposed domino-SAR architecture effectively speed up ADC operation. To further fasten the operating speed, a ping-pong operation is applied to achieve 1.6-GS/s. To against PVT variations, an adaptive sampler is proposed to adjust the allocated conversion time automatically. The ADC was implemented in 55nm LP CMOS. It consumes 5 mW from a 1.2-V supply. At Nyquist-rate, the simulated SNDR and SFDR are 35.4 and 52 dB respectively. Its ENOB is 5.6 bits, equivalent to a FOM of 64 fJ/conv.-step.
引用
收藏
页码：216 / 217
页数：2
相关论文
共 50 条
  • [21] A 6-Bit 50-MS/s Threshold Configuring SAR ADC in 90-nm Digital CMOS
    Nuzzo, Pierluigi
    Nani, Claudio
    Armiento, Costantino
    Sangiovanni-Vincentelli, Alberto
    Craninckx, Jan
    Van der Plas, Geert
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (01) : 80 - 92
  • [22] A 1-GS/s CMOS 6-bit flash ADC with an offset calibrating method
    Chang, Chih-Hsiang
    Hsiao, Chih-Yi
    Yang, Ching-Yuan
    2008 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 232 - 235
  • [23] A Single-Channel 8-bit 1.6-GS/s Alternate-Comparator SAR ADC With Dither-Based Background Offset Calibration in 28-nm CMOS
    Wang, Peng
    Li, Fule
    Wang, Zhihua
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2025,
  • [24] A 6-b 1.6-GS/s ADC With Redundant Cycle One-Tap Embedded DFE in 90-nm CMOS
    Tabasy, Ehsan Zhian
    Shafik, Ayman
    Huang, Shan
    Yang, Noah Hae-Woong
    Hoyos, Sebastian
    Palermo, Samuel
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (08) : 1885 - 1897
  • [25] A 6-bit 50-MS/s Threshold Configuring SAR ADC in 90-nm Digital CMOS
    Nuzzo, Pierluigi
    Nani, Claudio
    Armiento, Costantino
    Sangiovanni-Vincentelli, Alberto
    Craninckx, Jan
    Van der Plas, Geert
    2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2009, : 238 - +
  • [26] Single-Channel, 1.25-GS/s, 6-bit, Loop-Unrolled Asynchronous SAR-ADC in 40nm-CMOS
    Jiang, Tao
    Liu, Wing
    Zhong, Freeman Y.
    Zhong, Charlie
    Chiang, Patrick Y.
    IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE 2010, 2010,
  • [27] A 6-bit 2.5-GS/s flash ADC using comparator redundancy for low power in 90 nm CMOS
    Timmy Sundström
    Atila Alvandpour
    Analog Integrated Circuits and Signal Processing, 2010, 64 : 215 - 222
  • [28] A 6-bit 2.5-GS/s flash ADC using comparator redundancy for low power in 90 nm CMOS
    Sundstrom, Timmy
    Alvandpour, Atila
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2010, 64 (03) : 215 - 222
  • [29] A 6-Bit 20 GS/s Time-Interleaved Two-Step Flash ADC in 40 nm CMOS
    Oh, Dong-Ryeol
    ELECTRONICS, 2022, 11 (19)
  • [30] A 6-bit, 1-GS/s, 9.9-mW, Interpolated Subranging ADC in 65-nm CMOS
    Danjo, Takumi
    Yoshioka, Masato
    Isogai, Masayuki
    Hoshino, Masanori
    Tsukamoto, Sanroku
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (03) : 673 - 682
12345