POWER8 Design Methodology Innovations for Improving Productivity and Reducing Power

被引:0
|
作者
Ziegler, Matthew M. [1 ]
Puri, Ruchir [1 ]
Philhower, Bob [1 ]
Franch, Robert [1 ]
Luk, Wing [1 ]
Leenstra, Jens [2 ]
Verwegen, Peter [2 ]
Fricke, Niels [2 ]
Gristede, George [1 ]
Fluhr, Eric [3 ]
Zyuban, Victor [1 ]
机构
[1] IBM TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA
[2] IBM Corp, Syst & Technol Grp, Boblingen, Germany
[3] IBM Corp, Syst & Technol Grp, Austin, TX USA
关键词
Design methodology; low power design; synthesis; processors; servers;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The design complexity of modern high performance processors calls for innovative design methodologies for achieving time-to-market goals. New design techniques are also needed to curtail power increases that inherently arise from ever increasing performance targets. This paper describes new design approaches employed by the POWER8 processor design team to address complexity and power consumption challenges. Improvements in productivity are attained by leveraging a new and more synthesis-centric design methodology. New optimization strategies for synthesized macros allow power reduction without sacrificing performance. These methodology innovations contributed to the industry leading performance of the POWER8 processor. Overall, POWER8 delivers a 2.5x increase in per-socket performance over its predecessor, POWER7+, while maintaining the same power dissipation.
引用
收藏
页数:9
相关论文
共 50 条
  • [1] IBM POWER8 circuit design and energy optimization
    Zyuban, V.
    Friedrich, J.
    Dreps, D. M.
    Pille, J.
    Plass, D. W.
    Restle, P. J.
    Deniz, Z. T.
    Ziegler, M. M.
    Chu, S.
    Islam, S.
    Warnock, J.
    Philhower, R.
    Rao, R. M.
    Still, G. S.
    Shan, D. W.
    Fluhr, E.
    Paredes, J.
    Wendel, D. F.
    Gonzalez, C. J.
    Hogenmiller, D.
    Puri, R.
    Taylor, S. A.
    Posluszny, S. D.
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2015, 59 (01)
  • [2] Improving IBM POWER8 Performance Through Symbiotic Job Scheduling
    Feliu, Josue
    Eyerman, Stijn
    Sahuquillo, Julio
    Petit, Salvador
    Eeckhout, Lieven
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2017, 28 (10) : 2838 - 2851
  • [3] Preface: IBM POWER8 technology
    Pattnaik, Pratap
    Moreira, Jose
    Victor, David W.
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2015, 59 (01)
  • [4] Performance Characteristics of the POWER8™ Processor
    Mericas, Alex
    2014 IEEE HOT CHIPS 26 SYMPOSIUM (HCS), 2014,
  • [5] Verification of Transactional Memory in POWER8
    Adir, Allon
    Goodman, Dave
    Hershcovich, Daniel
    Hershkovitz, Oz
    Hickerson, Bryan
    Holtz, Karen
    Kadry, Wisam
    Koyfman, Anatoly
    Ludden, John
    Meissner, Charles
    Nahir, Amir
    Pratt, Randall R.
    Schiffli, Mike
    St Onge, Brett
    Thompto, Brian
    Tsanko, Elena
    Ziv, Avi
    2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2014,
  • [6] Preface: IBM POWER8 technology
    20150800542563
    1600, IBM Corporation (59):
  • [7] Physical Design and Implementation of POWER8™ (P8) Server Class Processor
    Hossain, Mozammel
    Fluhr, Eric
    Hall, Allen
    Agarwal, Vikas
    2015 IEEE 58TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2015,
  • [8] IBM Power Systems built with the POWER8 architecture and processors
    20150800545645
    1600, IBM Corporation (59):
  • [9] IBM POWER8 performance features and evaluation
    Mericas, A.
    Peleg, N.
    Pesantez, L.
    Purushotham, S. B.
    Oehler, P.
    Anderson, C. A.
    King-Smith, B. A.
    Anand, M.
    Arnold, J. A.
    Rogers, B.
    Maurice, L.
    Vu, K.
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2015, 59 (01)
  • [10] IBM Power Systems built with the POWER8 architecture and processors
    Cahill, J. J.
    Nguyen, T.
    Vega, M.
    Baska, D.
    Szerdi, D.
    Pross, H.
    Arroyo, R. X.
    Nguyen, H.
    Mueller, M. J.
    Henderson, D. J.
    Moreira, J.
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2015, 59 (01)