POWER8 Design Methodology Innovations for Improving Productivity and Reducing Power

被引:0
|
作者
Ziegler, Matthew M. [1 ]
Puri, Ruchir [1 ]
Philhower, Bob [1 ]
Franch, Robert [1 ]
Luk, Wing [1 ]
Leenstra, Jens [2 ]
Verwegen, Peter [2 ]
Fricke, Niels [2 ]
Gristede, George [1 ]
Fluhr, Eric [3 ]
Zyuban, Victor [1 ]
机构
[1] IBM TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA
[2] IBM Corp, Syst & Technol Grp, Boblingen, Germany
[3] IBM Corp, Syst & Technol Grp, Austin, TX USA
关键词
Design methodology; low power design; synthesis; processors; servers;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The design complexity of modern high performance processors calls for innovative design methodologies for achieving time-to-market goals. New design techniques are also needed to curtail power increases that inherently arise from ever increasing performance targets. This paper describes new design approaches employed by the POWER8 processor design team to address complexity and power consumption challenges. Improvements in productivity are attained by leveraging a new and more synthesis-centric design methodology. New optimization strategies for synthesized macros allow power reduction without sacrificing performance. These methodology innovations contributed to the industry leading performance of the POWER8 processor. Overall, POWER8 delivers a 2.5x increase in per-socket performance over its predecessor, POWER7+, while maintaining the same power dissipation.
引用
收藏
页数:9
相关论文
共 50 条
  • [21] Performance Analysis of Spark/GraphX on POWER8 Cluster
    Que, Xinyu
    Schneidenbach, Lars
    Checconi, Fabio
    Costa, Carlos H. A.
    Buono, Daniele
    HIGH PERFORMANCE COMPUTING, ISC HIGH PERFORMANCE 2016 INTERNATIONAL WORKSHOPS, 2016, 9945 : 268 - 285
  • [22] IBM POWER8:为大数据而生
    袁航
    软件和信息服务, 2014, (05) : 62 - 62
  • [23] Transactional memory support in the IBM POWER8 processor
    Le, H. Q.
    Guthrie, G. L.
    Williams, D. E.
    Michael, M. M.
    Frey, B. G.
    Starke, W. J.
    May, C.
    Odaira, R.
    Nakaike, T.
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2015, 59 (01)
  • [24] IBM POWER8核心处理器
    刘向红
    张时光
    李隐峰
    天津科技, 2016, 43 (07) : 12 - 15
  • [25] INNOVATIONS FOR FLUID-POWER PRODUCTIVITY
    不详
    HYDRAULICS & PNEUMATICS, 1983, 36 (01) : 41 - &
  • [26] Optimization and Modeling of Resonant Clocking Inductors for the POWER8™ Microprocessor
    Groves, Robert
    Restle, Phillip
    Drake, Alan
    Shan, David
    Thomson, Michael
    2014 IEEE PROCEEDINGS OF THE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2014,
  • [27] Post-Silicon Validation of the IBM POWER8 Processor
    Nahir, Amir
    Dusanapudi, Manoj
    Kapoor, Shakti
    Reick, Kevin
    Roesner, Wolfgang
    Schubert, Klaus-Dieter
    Sharp, Keith
    Wetli, Greg
    2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2014,
  • [28] Optimization of Message Passing Services on POWER8 InfiniBand Clusters
    Kumar, Sameer
    Blackmore, Robert
    Sharkawi, Sameh
    Jan, Nysal K. A.
    Mamidala, Amith
    Ward, T. J. Chris
    PROCEEDINGS OF THE 23RD EUROPEAN MPI USERS' GROUP MEETING (EUROMPI 2016), 2016, : 158 - 166
  • [29] Design methodology innovations address manufacturing technology challenges: Power and performance.
    Schlichtmann, U
    PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, 2004, : 52 - 59
  • [30] PATer: A Hardware Prefetching Automatic Tuner on IBM POWER8 Processor
    Li, Minghua
    Chen, Guancheng
    Wang, Qijun
    Lin, Yonghua
    Hofstee, Peter
    Stenstrom, Per
    Zhou, Dian
    IEEE COMPUTER ARCHITECTURE LETTERS, 2016, 15 (01) : 37 - 40