POWER8 Design Methodology Innovations for Improving Productivity and Reducing Power

被引:0
|
作者
Ziegler, Matthew M. [1 ]
Puri, Ruchir [1 ]
Philhower, Bob [1 ]
Franch, Robert [1 ]
Luk, Wing [1 ]
Leenstra, Jens [2 ]
Verwegen, Peter [2 ]
Fricke, Niels [2 ]
Gristede, George [1 ]
Fluhr, Eric [3 ]
Zyuban, Victor [1 ]
机构
[1] IBM TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA
[2] IBM Corp, Syst & Technol Grp, Boblingen, Germany
[3] IBM Corp, Syst & Technol Grp, Austin, TX USA
关键词
Design methodology; low power design; synthesis; processors; servers;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The design complexity of modern high performance processors calls for innovative design methodologies for achieving time-to-market goals. New design techniques are also needed to curtail power increases that inherently arise from ever increasing performance targets. This paper describes new design approaches employed by the POWER8 processor design team to address complexity and power consumption challenges. Improvements in productivity are attained by leveraging a new and more synthesis-centric design methodology. New optimization strategies for synthesized macros allow power reduction without sacrificing performance. These methodology innovations contributed to the industry leading performance of the POWER8 processor. Overall, POWER8 delivers a 2.5x increase in per-socket performance over its predecessor, POWER7+, while maintaining the same power dissipation.
引用
收藏
页数:9
相关论文
共 50 条
  • [31] The Power8™ Processor: Designed for Big Data, Analytics, and Cloud Environments
    Friedrich, Joshua
    Le, Hung
    Starke, William
    Stuechli, Jeff
    Sinharoy, Balaram
    Fluhr, Eric J.
    Dreps, Daniel
    Zyuban, Victor
    Still, Gregory
    Gonzalez, Christopher
    Hogenmiller, David
    Malgioglio, Frank
    Nett, Ryan
    Puri, Ruchir
    Restle, Phillip
    Shan, David
    Deniz, Zeynep Toprak
    Wendel, Dieter
    Ziegler, Matt
    Victor, Dave
    2014 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2014,
  • [32] Bandwidth-Aware Dynamic Prefetch Configuration for IBM POWER8
    Navarro, Carlos
    Feliu, Josue
    Petit, Salvador
    Gomez, Maria E.
    Sahuquillo, Julio
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2020, 31 (08) : 1970 - 1982
  • [33] Performance Optimization of Jacobi Stencil Algorithms Based on POWER8 Architecture
    Xu, Jingheng
    Fu, Haohuan
    Gan, Lin
    Song, Yu
    Peng, Hongbo
    Shi, Wen
    Yang, Guangwen
    2016 IEEE 27TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2016, : 221 - 222
  • [34] Characterizing big data analytics workloads on POWER8 SMT processors
    贾禛
    Zhan Jianfeng
    Wang Lei
    Zhang Lixin
    High Technology Letters, 2017, 23 (03) : 245 - 251
  • [36] Performance Tuning and Analysis for Stencil-Based Applications on POWER8 Processor
    Xu, Jingheng
    Fu, Haohuan
    Shi, Wen
    Gan, Lin
    Li, Yuxuan
    Luk, Wayne
    Yang, Guangwen
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2019, 15 (04)
  • [37] IBM POWER8开启极限性能挑战赛
    张贝贝
    软件和信息服务, 2014, (10) : 47 - 47
  • [38] Performance Evaluation of a Hybrid Computer Cluster Built on IBM POWER8 Microprocessors
    S. I. Mal’kovskii
    A. A. Sorokin
    S. P. Korolev
    A. A. Zatsarinnyi
    G. I. Tsoi
    Programming and Computer Software, 2019, 45 : 324 - 332
  • [39] A design methodology for power electronics
    Amaya, LE
    Krein, PT
    Najm, FN
    1996 IEEE WORKSHOP ON COMPUTERS IN POWER ELECTRONICS, 1996, : 52 - 57
  • [40] Performance Evaluation of a Hybrid Computer Cluster Built on IBM POWER8 Microprocessors
    Mal'kovskii, S., I
    Sorokin, A. A.
    Korolev, S. P.
    Zatsarinnyi, A. A.
    Tsoi, G., I
    PROGRAMMING AND COMPUTER SOFTWARE, 2019, 45 (06) : 324 - 332