POWER8 Design Methodology Innovations for Improving Productivity and Reducing Power

被引:0
|
作者
Ziegler, Matthew M. [1 ]
Puri, Ruchir [1 ]
Philhower, Bob [1 ]
Franch, Robert [1 ]
Luk, Wing [1 ]
Leenstra, Jens [2 ]
Verwegen, Peter [2 ]
Fricke, Niels [2 ]
Gristede, George [1 ]
Fluhr, Eric [3 ]
Zyuban, Victor [1 ]
机构
[1] IBM TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA
[2] IBM Corp, Syst & Technol Grp, Boblingen, Germany
[3] IBM Corp, Syst & Technol Grp, Austin, TX USA
关键词
Design methodology; low power design; synthesis; processors; servers;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The design complexity of modern high performance processors calls for innovative design methodologies for achieving time-to-market goals. New design techniques are also needed to curtail power increases that inherently arise from ever increasing performance targets. This paper describes new design approaches employed by the POWER8 processor design team to address complexity and power consumption challenges. Improvements in productivity are attained by leveraging a new and more synthesis-centric design methodology. New optimization strategies for synthesized macros allow power reduction without sacrificing performance. These methodology innovations contributed to the industry leading performance of the POWER8 processor. Overall, POWER8 delivers a 2.5x increase in per-socket performance over its predecessor, POWER7+, while maintaining the same power dissipation.
引用
收藏
页数:9
相关论文
共 50 条
  • [41] Evaluating the POWER8 Architecture Through Optimizing Stencil-Based Algorithms
    Xu, Jingheng
    Fu, Haohuan
    Gan, Lin
    Song, Yu
    Peng, Hongbo
    Shi, Wen
    Yang, Guangwen
    2016 IEEE TRUSTCOM/BIGDATASE/ISPA, 2016, : 1374 - 1381
  • [42] 基于POWER8的动态自适应池化算法
    景维鹏
    张兴革
    计算机工程, 2016, 42 (05) : 207 - 212
  • [43] An Early Performance Study of Large-scale POWER8 SMP Systems
    Liu, Xing
    Buono, Daniele
    Checconi, Fabio
    Choi, Jee W.
    Que, Xinyu
    Petrini, Fabrizio
    Gunnels, John A.
    Stuechelil, Jeff A.
    2016 IEEE 30TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS 2016), 2016, : 263 - 272
  • [44] Addressing Materials Science Challenges Using GPU-accelerated POWER8 Nodes
    Baumeister, Paul F.
    Bornemann, Marcel
    Buehler, Markus
    Hater, Thorsten
    Krill, Benjamin
    Pleiter, Dirk
    Zeller, Rudolf
    EURO-PAR 2016: PARALLEL PROCESSING, 2016, 9833 : 77 - 89
  • [45] Improving Disk Reuse for Reducing Power Consumption
    Kandemir, Mahmut
    Son, Seung Woo
    Karakoy, Mustafa
    ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2007, : 129 - 134
  • [46] Active power filter design for improving power quality
    Xiao, Junming
    Zhang, Xiangming
    Wen, Shengjun
    Liu, Zhengbo
    2015 INTERNATIONAL CONFERENCE ON ADVANCED MECHATRONIC SYSTEMS (ICAMECHS), 2015, : 557 - 561
  • [48] Low-power design methodology: Power estimation and optimization
    Najm, FN
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 1124 - 1129
  • [49] Investigation of POWER8 processors for astronomical adaptive optics real-time control
    Basden, A. G.
    MONTHLY NOTICES OF THE ROYAL ASTRONOMICAL SOCIETY, 2015, 452 (02) : 1694 - 1701
  • [50] High power density design methodology
    Hayashi, Y.
    Takao, K.
    Shimizu, T.
    Ohashi, H.
    2007 POWER CONVERSION CONFERENCE - NAGOYA, VOLS 1-3, 2007, : 547 - +