IBM Power Systems built with the POWER8 architecture and processors

被引：0
|
作者：
20150800545645
机构：
[1] Cahill, J.J.
[2] Nguyen, T.
[3] Vega, M.
[4] Baska, D.
[5] Szerdi, D.
[6] Pross, H.
[7] Arroyo, R.X.
[8] Nguyen, H.
[9] Mueller, M.J.
[10] Henderson, D.J.
[11] Moreira, J.
来源：
| 1600年 / IBM Corporation卷 / 59期
关键词：
Bandwidth;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
This paper describes architectures and significant implementation features of two systems in the IBM POWER8™ processor-based family of servers. Specifically, the scale-out 2-socket rack server and the enterprise scale-up 16-socket rack server are detailed. The description of these systems highlights the increase in memory bandwidth from previous POWER® systems, the enablement of coherent accelerators, the highly-extensible I/O subsystem, and the high-performance directly attached storage subsystem. In addition, reliability, availability, and serviceability features are described. These systems deliver significant increases in core count, memory, and input/output bandwidth over previous POWER systems - with reliability and availability enhancements commensurate with the performance improvements. © 2015 IBM.
引用
收藏
相关论文
共 50 条
  • [1] IBM Power Systems built with the POWER8 architecture and processors
    Cahill, J. J.
    Nguyen, T.
    Vega, M.
    Baska, D.
    Szerdi, D.
    Pross, H.
    Arroyo, R. X.
    Nguyen, H.
    Mueller, M. J.
    Henderson, D. J.
    Moreira, J.
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2015, 59 (01)
  • [2] Advanced features in IBM POWER8 systems
    Sinharoy, B.
    Swanberg, R.
    Nayar, N.
    Mealey, B.
    Stuecheli, J.
    Schiefer, B.
    Leenstra, J.
    Jann, J.
    Oehler, P.
    Levitan, D.
    Eisen, S.
    Sanner, D.
    Pflueger, T.
    Lichtenau, C.
    Hall, W. E.
    Block, T.
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2015, 59 (01)
  • [3] Preface: IBM POWER8 technology
    Pattnaik, Pratap
    Moreira, Jose
    Victor, David W.
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2015, 59 (01)
  • [4] Preface: IBM POWER8 technology
    20150800542563
    1600, IBM Corporation (59):
  • [5] Performance Evaluation of a Hybrid Computer Cluster Built on IBM POWER8 Microprocessors
    S. I. Mal’kovskii
    A. A. Sorokin
    S. P. Korolev
    A. A. Zatsarinnyi
    G. I. Tsoi
    Programming and Computer Software, 2019, 45 : 324 - 332
  • [6] Performance Evaluation of a Hybrid Computer Cluster Built on IBM POWER8 Microprocessors
    Mal'kovskii, S., I
    Sorokin, A. A.
    Korolev, S. P.
    Zatsarinnyi, A. A.
    Tsoi, G., I
    PROGRAMMING AND COMPUTER SOFTWARE, 2019, 45 (06) : 324 - 332
  • [7] IBM POWER8 performance features and evaluation
    Mericas, A.
    Peleg, N.
    Pesantez, L.
    Purushotham, S. B.
    Oehler, P.
    Anderson, C. A.
    King-Smith, B. A.
    Anand, M.
    Arnold, J. A.
    Rogers, B.
    Maurice, L.
    Vu, K.
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2015, 59 (01)
  • [8] Solutions to IBM POWER8 verification challenges
    Schubert, K. -D.
    Ludden, J. M.
    Ayub, S.
    Behrend, J.
    Brock, B.
    Copty, F.
    German, S. M.
    Hershkovitz, O.
    Horbach, H.
    Jackson, J. R.
    Keuerleber, K.
    Koesters, J.
    Leitner, L. S.
    Meil, G. B.
    Meissner, C.
    Morad, R.
    Nahir, A.
    Paruthi, V.
    Peterson, R. D.
    Pratt, R. R.
    Rimon, M.
    Schumann, J. A.
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2015, 59 (01)
  • [9] IBM POWER8 processor core microarchitecture
    Sinharoy, B.
    Van Norstrand, J. A.
    Eickemeyer, R. J.
    Le, H. Q.
    Leenstra, J.
    Nguyen, D. Q.
    Konigsburg, B.
    Ward, K.
    Brown, M. D.
    Moreira, J. E.
    Levitan, D.
    Tung, S.
    Hrusecky, D.
    Bishop, J. W.
    Gschwind, M.
    Boersma, M.
    Kroener, M.
    Kaltenbach, M.
    Karkhanis, T.
    Fernsler, K. M.
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2015, 59 (01)
  • [10] Symbiotic Job Scheduling on the IBM POWER8
    Feliu, Josue
    Eyerman, Stijn
    Sahuquillo, Julio
    Petit, Salvador
    PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA-22), 2016, : 669 - 680
12345