IBM Power Systems built with the POWER8 architecture and processors

被引:0
|
作者
20150800545645
机构
[1] Cahill, J.J.
[2] Nguyen, T.
[3] Vega, M.
[4] Baska, D.
[5] Szerdi, D.
[6] Pross, H.
[7] Arroyo, R.X.
[8] Nguyen, H.
[9] Mueller, M.J.
[10] Henderson, D.J.
[11] Moreira, J.
来源
| 1600年 / IBM Corporation卷 / 59期
关键词
Bandwidth;
D O I
暂无
中图分类号
学科分类号
摘要
This paper describes architectures and significant implementation features of two systems in the IBM POWER8™ processor-based family of servers. Specifically, the scale-out 2-socket rack server and the enterprise scale-up 16-socket rack server are detailed. The description of these systems highlights the increase in memory bandwidth from previous POWER® systems, the enablement of coherent accelerators, the highly-extensible I/O subsystem, and the high-performance directly attached storage subsystem. In addition, reliability, availability, and serviceability features are described. These systems deliver significant increases in core count, memory, and input/output bandwidth over previous POWER systems - with reliability and availability enhancements commensurate with the performance improvements. © 2015 IBM.
引用
收藏
相关论文
共 50 条
  • [41] Multithreading architecture for low power processors
    Stoian, Marius
    Stefan, Gheorghe
    CAS 2005: INTERNATIONAL SEMICONDUCTOR CONFERENCE, 2005, 1-2 : 387 - 390
  • [42] SMT Malleability in IBM POWER5 and POWER6 Processors
    Morari, Alessandro
    Boneti, Carlos
    Cazorla, Francisco J.
    Gioiosa, Roberto
    Cher, Chen-Yong
    Buyuktosunoglu, Alper
    Bose, Pradip
    Valero, Mateo
    IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (04) : 813 - 826
  • [43] Active Reliability Monitor: Defect Level Extrinsic Reliability Monitoring on 22nm POWER8 and zSeries Processors
    Johnson, Michael
    Noble, Brian
    Johnson, Mark
    Crafts, Jim
    Manya, Cynthia
    Deforge, John
    PROCEEDINGS 2016 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2016,
  • [44] Optimization and Modeling of Resonant Clocking Inductors for the POWER8™ Microprocessor
    Groves, Robert
    Restle, Phillip
    Drake, Alan
    Shan, David
    Thomson, Michael
    2014 IEEE PROCEEDINGS OF THE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2014,
  • [45] Optimization of Message Passing Services on POWER8 InfiniBand Clusters
    Kumar, Sameer
    Blackmore, Robert
    Sharkawi, Sameh
    Jan, Nysal K. A.
    Mamidala, Amith
    Ward, T. J. Chris
    PROCEEDINGS OF THE 23RD EUROPEAN MPI USERS' GROUP MEETING (EUROMPI 2016), 2016, : 158 - 166
  • [46] Functionality and performance of NVLink with IBM POWER9 processors
    Appelhans, David
    Auerbach, Gadiel
    Averill, Duane
    Black, Ryan
    Brown, Aaron
    Buono, Daniele
    Cash, Ron
    Chen, Dong
    Deindl, Michael
    Duffy, Darren
    Eastman, Gay
    Evangelinos, Constantinos
    George, Joji
    Goldade, James
    Grinberg, Leopold
    Haring, Ruud
    Irish, John
    Jackson, Jonathan
    Kahle, James
    Klaus, John
    Kowalski, Walt
    Lambrecht, Lonny
    Madduluri, Nirmal
    McJunkin, Steve
    Mikos, James
    Mokrzycki, Laura
    Nathanson, Ben
    Ohmacht, Martin
    Paruthi, Viresh
    Priyadharshini, Usha
    Rajagopalan, Uma
    Reysa, John
    Rogers, Brian
    Sabotta, Christopher
    Schaal, Marcel
    Schardt, Paul
    Senger, Robert
    Sexton, James
    Shedivy, Dave
    Sugavanam, Krishnan
    Sugawara, Yutaka
    Tuen, Nathaniel
    Valk, Kenneth
    Wheeler, Grant
    Woodward, Sandy
    Ratzlaff, Eugene
    Brandhofer, Sebastian
    Eisley, Noel
    Liu, Xing
    La Van, Tracy
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2018, 62 (4-5)
  • [47] Stall power reduction in pipelined architecture processors
    Lotfi-Kamran, Pejman
    Rahmani, Amir-Mohammad
    Salehpour, Ali-Asghar
    Afzali-Kusha, Ali
    Navabi, Zainalabedin
    21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, : 541 - 546
  • [48] IBM POWER9 PROCESSOR ARCHITECTURE
    Sadasivam, Satish Kumar
    Thompto, Brian W.
    Kalla, Ron
    Starke, William J.
    IEEE MICRO, 2017, 37 (02) : 40 - 51
  • [49] Physical Design and Implementation of POWER8™ (P8) Server Class Processor
    Hossain, Mozammel
    Fluhr, Eric
    Hall, Allen
    Agarwal, Vikas
    2015 IEEE 58TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2015,
  • [50] The Power8™ Processor: Designed for Big Data, Analytics, and Cloud Environments
    Friedrich, Joshua
    Le, Hung
    Starke, William
    Stuechli, Jeff
    Sinharoy, Balaram
    Fluhr, Eric J.
    Dreps, Daniel
    Zyuban, Victor
    Still, Gregory
    Gonzalez, Christopher
    Hogenmiller, David
    Malgioglio, Frank
    Nett, Ryan
    Puri, Ruchir
    Restle, Phillip
    Shan, David
    Deniz, Zeynep Toprak
    Wendel, Dieter
    Ziegler, Matt
    Victor, Dave
    2014 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2014,