A 10-bit 1 MS/s 3-step ADC with bitstream-based sub-dac and sub-ADC calibration

被引：0

作者：

Pishdad, B ^{[1
]}

Roberts, GW ^{[1
]}

机构：

[1] McGill Univ, Dept Elect & Comp Engn, Montreal, PQ H3A 2T5, Canada

来源：

2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS | 2002年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A 3-step, Nyquist-rate ADC is presented which makes use of bitstream techniques to design and calibrate the D/A subconverter, while using the same hardware to calibrate the A/D subconverter. The novel methods presented remove the dependence on offsets and component mismatches in the D/A subconverter. They eliminate the need for a reference ladder in the A/D subconverter and calibrate comparator offsets. In addition, DC offsets in the residue amplifier are calibrated. Simulation results of a prototype in 0.18mu CMOS technology show 10 bits of resolution at an operating speed of 1 MS/s.

引用

页码：501 / 504

页数：4

共 50 条

[41] A 10-bit 25-MS/s 1.25-mW Pipelined ADC With a Semidigital Gm-Based Amplifier
Suh, Yunjae
Lee, Jongmi
Kim, Byungsub
Park, Hong-June
Sim, Jae-Yoon
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2013, 60 (03) : 142 - 146
[42] A 34fJ/conversion-step 10-bit 6.66MS/s SAR ADC with built-in digital calibration in 130nm CMOS
Makara, Felipe
Mangini, Lucas
Mariano, Andre A.
2017 30TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2017): CHOP ON SANDS, 2017, : 180 - 184
[43] A 0.8-V, 1-MS/s, 10-bit SAR ADC for Multi-Channel Neural Recording
Tao, Yonghong
Lian, Yong
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (02) : 366 - 375
[44] A zero-crossing based 10-bit 100 MS/s pipeline ADC with controlled current in 90 nm CMOS
Shafti, Ali
Yavari, Mohammad
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2014, 80 (01) : 141 - 151
[45] An area-efficient 55 nm 10-bit 1-MS/s SAR ADC for battery voltage measurement
Chen Hongming
Hao Yueguo
Zhao Long
Cheng Yuhua
JOURNAL OF SEMICONDUCTORS, 2013, 34 (09)
[46] A 600MS/s 10-bit SAR ADC with unit via-based delta-length C-DAC in 22nm FDSOI
Pietzko, Michael
Ungethuem, Jonathan
Abdelaal, Ahmed
Kauffman, John G.
Ortmanns, Maurits
2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
[47] A zero-crossing based 10-bit 100 MS/s pipeline ADC with controlled current in 90 nm CMOS
Ali Shafti
Mohammad Yavari
Analog Integrated Circuits and Signal Processing, 2014, 80 : 141 - 151
[48] A 10-bit 50-MS/s SAR ADC with 1 fJ/Conversion in 14 nm SOI FinFET CMOS
Wang, Aili
Shi, C-J Richard
INTEGRATION-THE VLSI JOURNAL, 2018, 62 : 246 - 257
[49] An area-efficient 55 nm 10-bit 1-MS/s SAR ADC for battery voltage measurement
陈宏铭
郝跃国
赵龙
程玉华
Journal of Semiconductors, 2013, 34 (09) : 168 - 174
[50] A 10-Bit Column-Parallel Single Slope ADC Based on Two-Step TDC with Error Calibration for CMOS Image Sensors
Xu, Jiangtao
Yu, Jing
Huang, Fujun
Nie, Kaiming
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2015, 24 (04)

← 1 2 3 4 5 →