A 10-bit 25-MS/s 1.25-mW Pipelined ADC With a Semidigital Gm-Based Amplifier

被引：6
|
作者：
Suh, Yunjae [1 ]
Lee, Jongmi [1 ]
Kim, Byungsub [1 ]
Park, Hong-June [1 ]
Sim, Jae-Yoon [1 ]
机构：
[1] Pohang Univ Sci & Technol, Dept Elect & Elect Engn, Pohang 790784, South Korea
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2013年 / 60卷 / 03期
基金：
新加坡国家研究基金会;
关键词：
Analog-to-digital converter (ADC); Gm-based amplifier; operational transconductance amplifier (OTA); pipelined ADC; semidigital amplifier; 50; MS/S; DESIGN;
D O I：
10.1109/TCSII.2013.2240832
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A semidigital Gm-based amplifier is proposed for a low-power pipelined analog-to-digital converter (ADC). The amplifier performs a class-AB operation by smoothly changing between a comparator-like semidigital driver and a continuous-time high-gain amplifier according to the input voltage difference. A 10-bit pipelined ADC with 2.5-bit/stage architecture is implemented in a 0.13-mu m CMOS. The ADC consumes 1.25 mW at a sampling rate of 25 MS/s and achieves a Nyquist-rate figure-of-merit of 139 and 232 fJ/c-s without and with power consumption from a resistor ladder, respectively.
引用
收藏
页码：142 / 146
页数：5
相关论文
共 50 条
  • [1] A 1.4-V 10-bit 25-MS/s pipelined ADC using opamp-reset switching technique
    Chang, DY
    Moon, UK
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (08) : 1401 - 1404
  • [2] 10-bit, 125 MS/s, 40 mW pipelined ADC in 0.18 μm CMOS
    Yoshioka, M
    Kudo, M
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2006, 42 (02): : 248 - 257
  • [3] Systematic Design of 10-bit 50MS/s Pipelined ADC
    Zhu, Kehan
    Balagopal, Sakkarapani
    Saxena, Vishal
    2013 IEEE WORKSHOP ON MICROELECTRONICS AND ELECTRON DEVICES (WMED), 2013, : 17 - 20
  • [4] A 10-bit 50 MS/s Pipelined ADC With Capacitor-Sharing and Variable-gm Opamp
    Lee, Byung-Geun
    Tsang, Robin M.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (03) : 883 - 890
  • [5] 100 MS/s, 10-BIT ADC USING PIPELINED SUCCESSIVE APPROXIMATION
    Sarafi, Sahar
    Hadidi, Kheyrollah
    Abbaspour, Ebrahim
    Bin Aain, Abu Khari
    Abbaszadeh, Javad
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (05)
  • [6] A 10-bit 40MS/s Pipelined ADC with Pre-charged Switched Operational Amplifier
    Wei, Qi
    Yang, Huazhong
    ISCE: 2009 IEEE 13TH INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS, VOLS 1 AND 2, 2009, : 394 - 398
  • [7] A design of 10-bit, 10 MS/s Pipelined ADC with Time-interleaved SAR
    Jang, ByeongGi
    Hayder, Abbas Syed
    Do, SungHan
    Cho, SungHun
    Lee, DongSoo
    Pu, YoungGun
    Hwang, Keum Cheol
    Yang, Youngoo
    Lee, Kang-Yoon
    MICROELECTRONICS JOURNAL, 2017, 62 : 79 - 84
  • [8] A 10-bit 50-MS/s pipelined ADC with opamp cuffent reuse
    Ryu, Seung-Tak
    Song, Bang-Sup
    Bacrania, Kantilal
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (03) : 475 - 485
  • [9] A 10-bit 100-MS/s 4.5-mW Pipelined ADC With a Time-Sharing Technique
    Huang, Yen-Chuan
    Lee, Tai-Cheng
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (06) : 1157 - 1166
  • [10] A CMOS 5.37-mW 10-Bit 200-MS/s Dual-Path Pipelined ADC
    Chai, Yun
    Wu, Jieh-Tsorng
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (12) : 2905 - 2915
12345