A 10-bit 1 MS/s 3-step ADC with bitstream-based sub-dac and sub-ADC calibration

被引：0
|
作者：
Pishdad, B [1 ]
Roberts, GW [1 ]
机构：
[1] McGill Univ, Dept Elect & Comp Engn, Montreal, PQ H3A 2T5, Canada
来源：
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS | 2002年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A 3-step, Nyquist-rate ADC is presented which makes use of bitstream techniques to design and calibrate the D/A subconverter, while using the same hardware to calibrate the A/D subconverter. The novel methods presented remove the dependence on offsets and component mismatches in the D/A subconverter. They eliminate the need for a reference ladder in the A/D subconverter and calibrate comparator offsets. In addition, DC offsets in the residue amplifier are calibrated. Simulation results of a prototype in 0.18mu CMOS technology show 10 bits of resolution at an operating speed of 1 MS/s.
引用
收藏
页码：501 / 504
页数：4
相关论文
共 50 条
  • [21] A 10-Bit 100-MS/s Hybrid ADC Based on Flash-SAR Architecture
    Zhang, Zhang
    Yu, Wen-cheng
    Xie, Guang-jun
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 725 - 727
  • [22] A 10-bit 50-MS/s subsampling pipelined ADC based on SMDAC and opamp sharing
    Chen Lijie
    Zhou Yumei
    Wei Baoyue
    JOURNAL OF SEMICONDUCTORS, 2010, 31 (11) : 1150061 - 1150067
  • [23] A 10-bit 50-MS/s subsampling pipelined ADC based on SMDAC and opamp sharing
    陈利杰
    周玉梅
    卫宝跃
    半导体学报, 2010, 31 (11) : 93 - 99
  • [24] A 450 MS/s 10-bit Time-Interleaved Zero-Crossing Based ADC
    Chu, J.
    Lee, H. -S.
    2011 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2011,
  • [25] A 27.7 fJ/conv-step 500 MS/s 12-Bit Pipelined ADC Employing a Sub-ADC Forecasting Technique and Low-Power Class AB Slew Boosted Amplifiers
    Naderi, Mohammad H.
    Park, Chulhyun
    Prakash, Suraj
    Kinyua, Martin
    Soenen, Eric G.
    Silva-Martinez, Jose
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (09) : 3352 - 3364
  • [26] A 10-BIT 800MS/S LOW POWER TIME-INTERLEAVED SAR ADC WITH BACKGROUND CALIBRATION
    Pu, Jie
    Xu, Daiguo
    Wang, Yuxin
    Zhang, Ruitao
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1470 - 1472
  • [27] A 10-Bit 600-MS/s Time-Interleaved SAR ADC With Interpolation-Based Timing Skew Calibration
    Li, Dengquan
    Zhu, Zhangming
    Ding, Ruixue
    Liu, Maliang
    Yang, Yintang
    Sun, Nan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (01) : 16 - 20
  • [28] A 10-bit, 50-MS/s Cyclic and SAR Combined Two-stage ADC with Gain Error Calibration
    Park, Cheonwi
    Lee, Byung-geun
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2019, 19 (06) : 585 - 593
  • [29] A 10-bit 2 MS/s SAR ADC Using Reverse VCM-based Switching Scheme
    Fu, Zhongyi
    Tang, Xian
    Li, Daxiang
    Wang, Jiangpeng
    Basak, Debajit
    Pun, Kong-Pang
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1030 - 1033
  • [30] A 10-bit 1 MS/s segmented Dual-Sampling SAR ADC with reduced switching energy
    Rikan, Behnam Samadpoor
    Abbasizadeh, Hamed
    Park, Young-Jun
    Kang, Hye-Yeong
    Kim, SangYun
    Pu, YoungGun
    Lee, Minjae
    Hwang, Keum Cheol
    Yang, Youngoo
    Lee, Kang-Yoon
    MICROELECTRONICS JOURNAL, 2017, 70 : 89 - 96
12345