7Gbit/s measurements on a 0.8μm CMOS line-receiver

被引：0

作者：

Johansson, HO ^{[1
]}

机构：

[1] Linkoping Univ, Dept Phys & Measurement Technol, S-58183 Linkoping, Sweden

来源：

ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6 | 1998年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

Successful sampling of every 32nd bit in a 7-Gbit/s data stream has been shown with a 0.8-mu m CMOS circuit which is based on parallel sampling. The input bandwidth of the chip is the suspected bit rate limiting factor. The input bandwidth is mainly set by the wire characteristic impedance and the input capacitance of the chip. Half of a 5-Gbit/s data stream has been received by the same circuit. This indicates that (full) reception of 5-Gbit/s data-streams is possible. The bit rate limiting factor in this case is the accuracy and jitter of the control-clocks to the sampling-switches.

引用

页码：A308 / A311

页数：4

共 50 条

[31] A 0.8 μm CMOS, 622 Mb/s SDH/SONET communication system
de Vasconcelos, E
Aguiar, RL
Santos, DM
42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 232 - 235
[32] A 40 Gbit/s fully integrated optical receiver analog front-end in 90 nm CMOS
XU Zhi-gang
The Journal of China Universities of Posts and Telecommunications, 2012, (01) : 124 - 128
[33] A 40 Gbit/s fully integrated optical receiver analog front-end in 90 nm CMOS
XU ZhigangCHEN YingmeiWANG TaoCHEN XuehuiZHANG Li Institute of RF OEICsSoutheast UniversityNanjing China
TheJournalofChinaUniversitiesofPostsandTelecommunications, 2012, 19 (01) : 124 - 128
[34] A 22 Gbit/s PAM-4 receiver in 90nm CMOS-SOI technology
Toifl, T
Menolfi, C
Ruegg, M
Reutemann, R
Buchmann, P
Kossel, M
Morf, T
Schmatz, M
2005 Symposium on VLSI Circuits, Digest of Technical Papers, 2005, : 380 - 383
[35] Power Efficient 4.5Gbit/s Optical Receiver in 130nm CMOS with Integrated Photodiode
Tavernier, Filip
Steyaert, Michiel
ESSCIRC 2008: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 162 - 165
[36] A 40 Gbit/s fully integrated optical receiver analog front-end in 90 nm CMOS
Xu, Zhi-Gang
Chen, Ying-Mei
Wang, Tao
Chen, Xue-Hui
Zhang, Li
Journal of China Universities of Posts and Telecommunications, 2012, 19 (01): : 124 - 128
[37] A 76-Gbit/s 265-GHz CMOS Receiver With WR-3.4 Waveguide Interface
Hara, Shinsuke
Dong, Ruibing
Lee, Sangyeop
Takano, Kyoya
Toshida, Naoya
Kasamatsu, Akifumi
Sakakibara, Kunio
Yoshida, Takeshi
Amakawa, Shuhei
Fujishima, Minoru
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (10) : 2988 - 2998
[38] A 10 Gb/s optical receiver in 0.25μm silicon-on-sapphire CMOS
Chen, Paul C. P.
Pappu, Arland M.
Fu, Zhongtao
Wattanapanitch, Woradorn
Apsel, Alyssa B.
PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 193 - 196
[39] A 2 Gbit/s 0.18 μm CMOS front-end amplifier for integrated differential photodiodes
Grözing, M
Jutzi, M
Nanz, W
Berroth, M
2006 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2006, : 361 - +
[40] Low-power 2.5Gbit/s VCSEL driver in 0.5μm CMOS technology
Madhavan, B
Levi, AFJ
ELECTRONICS LETTERS, 1998, 34 (02) : 178 - 179

← 1 2 3 4 5 →