7Gbit/s measurements on a 0.8μm CMOS line-receiver

被引：0
|
作者：
Johansson, HO [1 ]
机构：
[1] Linkoping Univ, Dept Phys & Measurement Technol, S-58183 Linkoping, Sweden
来源：
ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6 | 1998年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
Successful sampling of every 32nd bit in a 7-Gbit/s data stream has been shown with a 0.8-mu m CMOS circuit which is based on parallel sampling. The input bandwidth of the chip is the suspected bit rate limiting factor. The input bandwidth is mainly set by the wire characteristic impedance and the input capacitance of the chip. Half of a 5-Gbit/s data stream has been received by the same circuit. This indicates that (full) reception of 5-Gbit/s data-streams is possible. The bit rate limiting factor in this case is the accuracy and jitter of the control-clocks to the sampling-switches.
引用
收藏
页码：A308 / A311
页数：4
相关论文
共 50 条
  • [21] A 5-Gbit/s CMOS Optical Receiver With Integrated Spatially Modulated Light Detector and Equalization
    Kao, Tony Shuo-Chun
    Musa, Faisal A.
    Carusone, Anthony Chan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (11) : 2844 - 2857
  • [22] A 32Gbit/s 16QAM CMOS Receiver in 300GHz Band
    Hara, Shinsuke
    Katayama, Kosuke
    Takano, Kyoya
    Dong, Ruibing
    Watanabe, Issei
    Sekine, Norihiko
    Kasamatsu, Akifumi
    Yoshida, Takeshi
    Amakawa, Shuhei
    Fujishima, Minoru
    2017 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2017, : 1703 - 1706
  • [23] Optical Receiver Amplifier with Adaptive Power and Bandwidth for up to 30 Gbit/s in 28 nm CMOS
    Szilagyi, Laszlo
    Schoeniger, David
    Henker, Ronny
    Ellinger, Frank
    2016 11TH EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2016, : 109 - 112
  • [24] Optical receiver in deep-sub-micrometre CMOS with -28.2 dBm sensitivity at 1.25 Gbit/s
    Schneider, K
    Zimmermann, H
    Wiesbauer, A
    ELECTRONICS LETTERS, 2004, 40 (04) : 262 - 263
  • [25] 8 GBIT/S, 1.3MU-M RECEIVER USING OPTICAL PREAMPLIFIER
    JOPSON, RM
    GNAUCK, AH
    KASPER, BL
    TENCH, RE
    OLSSON, NA
    BURRUS, CA
    CHRAPLYVY, AR
    ELECTRONICS LETTERS, 1989, 25 (03) : 233 - 235
  • [26] 0.18 μm CMOS preamplifier for 10 Gb/s optical receiver
    Huang, Qian
    Feng, Jun
    Dianzi Qijian/Journal of Electron Devices, 2006, 29 (01): : 29 - 32
  • [27] A 0.8 GHz to 1 GHz 0.25 μm CMOS Low Noise Amplifier for Multi-Standard Receiver
    Mustaffa, M. T.
    Zayegh, A.
    Vejanovski, R.
    Stojcevski, A.
    ICIAS 2007: INTERNATIONAL CONFERENCE ON INTELLIGENT & ADVANCED SYSTEMS, VOLS 1-3, PROCEEDINGS, 2007, : 1350 - 1354
  • [28] Low-noise and high-bandwidth 0.8 μm CMOS transimpedance amplifier for optical receiver circuit
    Guermaz, MB
    Bouzerara, L
    Escid, H
    Belaroussi, MT
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2005, 14 (02) : 267 - 279
  • [29] 6 Gbit/s limiting amplifier with high dynamic range in 0.18 μm CMOS
    Hermans, C.
    Tavernier, F.
    Steyaert, M. S. J.
    ELECTRONICS LETTERS, 2006, 42 (18) : 1030 - 1031
  • [30] 10 Gbit/s differential amplifier demonstrating striplines in 0.18μm CMOS technology
    Milivojevic, B.
    Gu, Z.
    Thiede, A.
    GAAS 2005: 13th European Gallium Arsenide and Other Compound Semiconductors Application Symposium, Conference Proceedings, 2005, : 85 - 87
12345