7Gbit/s measurements on a 0.8μm CMOS line-receiver

被引：0

作者：

Johansson, HO ^{[1
]}

机构：

[1] Linkoping Univ, Dept Phys & Measurement Technol, S-58183 Linkoping, Sweden

来源：

ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6 | 1998年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

Successful sampling of every 32nd bit in a 7-Gbit/s data stream has been shown with a 0.8-mu m CMOS circuit which is based on parallel sampling. The input bandwidth of the chip is the suspected bit rate limiting factor. The input bandwidth is mainly set by the wire characteristic impedance and the input capacitance of the chip. Half of a 5-Gbit/s data stream has been received by the same circuit. This indicates that (full) reception of 5-Gbit/s data-streams is possible. The bit rate limiting factor in this case is the accuracy and jitter of the control-clocks to the sampling-switches.

引用

页码：A308 / A311

页数：4

共 50 条

[41] Design of low-power 10 Gbit/s 1:4 demultiplexer in 0.18 μm CMOS
Pan, Min
Feng, Jun
Dongnan Daxue Xuebao (Ziran Kexue Ban)/Journal of Southeast University (Natural Science Edition), 2013, 43 (02): : 274 - 278
[42] 20 Gbit/s 1:2 demultiplexer of low-power using 0.18 μm CMOS
Institute of RF-OE-ICs, Southeast University, Nanjing 210096, China
J. Southeast Univ. Engl. Ed., 2007, 1 (39-42):
[43] Low power 13 Gbit/s VCSEL current driver in 0.18 μm CMOS for optical interconnection
CHEN Ying-mei
WANG Jin-fei
ZHANG Li
LI Wei
TheJournalofChinaUniversitiesofPostsandTelecommunications, 2013, 20 (02) : 125 - 128
[44] A 53-Gbit/s Optical Receiver Frontend With 0.65 pJ/bit in 28-nm Bulk-CMOS
Szilagyi, Laszlo
Pliva, Jan
Henker, Ronny
Schoeniger, David
Turkiewicz, Jaroslaw P.
Ellinger, Frank
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (03) : 845 - 855
[45] Low power 13 Gbit/s VCSEL current driver in 0.18 μm CMOS for optical interconnection
CHEN Ying-mei
WANG Jin-fei
ZHANG Li
LI Wei
The Journal of China Universities of Posts and Telecommunications, 2013, (02) : 125 - 128
[46] A low-power 40 Gbit/s receiver circuit based on full-swing CMOS-style clocking
Toifl, Thomas
Menolfi, Christian
Buchmann, Peter
Hagleitner, Christoph
Kossel, Marcel
Morf, Thomas
Weiss, Jonas
Schmatz, Martin
IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM - 2007 IEEE CSIC SYMPOSIUM, TECHNOLOGY DIGEST, 2007, : 113 - 116
[47] High gain 0.8 μm CMOS readout integrated circuit for FM/CW line-imaging ladar
Lawler, W
Garcia, J
Kiamilev, F
INFRARED TECHNOLOLGY AND APPLICATIONS XXIX, 2003, 5074 : 1 - 10
[48] A 455-Mb/s MR preamplifier design in a 0.8-μm CMOS process
Harjani, R
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (06) : 862 - 872
[49] 1.6 GBIT-S OPTICAL RECEIVER AT 1.3 MU-M WITH SAW TIMING RETRIEVAL CIRCUIT
YAMADA, JI
TEMMYO, J
YOSHIKAWA, S
KIMURA, T
ELECTRONICS LETTERS, 1980, 16 (02) : 57 - 58
[50] AlGaAs/GaAs avalanche detector array - 1GBit/s X-ray receiver for timing measurements
Lauter, J
Forster, A
Luth, H
Muller, KD
Reinartz, R
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1996, 43 (03) : 1446 - 1451

← 1 2 3 4 5 →