System-level metrics for hardware/software architectural mapping

被引:0
|
作者
Ferrandi, F [1 ]
Lanzi, P [1 ]
Sciuto, D [1 ]
Tanelli, M [1 ]
机构
[1] Politecn Milan, Dip Electtron & Informaz, I-20133 Milan, Italy
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The current trend in Embedded Systems (ES) design is moving towards the integration of increasingly complex applications on a single chip, while having to meet strict market demands which force to face always shortening design times. In general, the ideal design methodology shall support the exploration of the highest possible number of alternatives (in terms of HW-SW architectures) starting in the early design stages as this will prevent costly correction efforts in the deployment phase. The present paper will propose a new methodology for tackling the design exploration problem, with the aim of providing a solution in terms of optimal partitioning with respect of the overall system performance.
引用
收藏
页码:231 / 236
页数:6
相关论文
共 50 条
  • [41] A SYSTEM-LEVEL APPROACH TO DESIGNING MODULAR SWITCHING SOFTWARE
    Sarfi, Tom
    IEEE AUTOTESTCON 2011: SYSTEMS READINESS TECHNOLOGY CONFERENCE, 2011, : 428 - 433
  • [42] System level modelling for hardware/software systems
    Voeten, JPM
    van der Putten, PHA
    Geilen, MCW
    Stevens, MPJ
    24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2, 1998, : 154 - 161
  • [43] System-Level Runtime Mapping Exploration of Reconfigurable Architectures
    Sigdel, Kamana
    Thompson, Mark
    Pimentel, Andy D.
    Galuzzi, Carlo
    Bertels, Koen
    2009 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-5, 2009, : 2921 - +
  • [44] System-level architectural exploration using allocation-on-demand technique
    Wu, Qiang
    Bian, Jinian
    Xue, Hongxi
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 1296 - 1299
  • [45] System-level optimization of architectural performance under varying service demands
    Mulcare, DB
    IEEE SYMPOSIUM AND WORKSHOP ON ENGINEERING OF COMPUTER-BASED SYSTEMS, PROCEEDINGS, 1996, : 235 - 242
  • [46] Empirical Analysis of System-Level Vulnerability Metrics through Actual Attacks
    Holm, Hannes
    Ekstedt, Mathias
    Andersson, Dennis
    IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2012, 9 (06) : 825 - 837
  • [47] System-Level Hardware Implementation of Simplified Low-Level Color Image Descriptor
    Forczmanski, Pawel
    Dziurzanski, Piotr
    PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON COMPUTER RECOGNITION SYSTEMS CORES 2013, 2013, 226 : 461 - 468
  • [48] SMBHA: A System-Level Multicore BGV Hardware Accelerator Based on FPGA
    Duan, Jia-Li
    Zhang, Chi
    Wang, Li-Hui
    Shen, Lei
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2025, 33 (02) : 546 - 557
  • [49] SMA: A System-Level Mutual Authentication for Protecting Electronic Hardware and Firmware
    Guin, Ujjwal
    Bhunia, Swarup
    Forte, Domenic
    Tehranipoor, Mark M.
    IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2017, 14 (03) : 265 - 278
  • [50] A system-level co-verification environment for ATM hardware design
    Post, G
    Muller, A
    Grotker, T
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 424 - 428